

## 12-bit 1-channel up to 1 MSPS low power SAR ADC


### OVERVIEW

055GF\_ADC\_02 is a low power 12-bit 1-channel ADC that uses a SAR architecture. The block consists of SAR ADC core and bias block. The ADC settings allow you to put the block into standby mode.

IP technology: GF Embedded EEPROM 55nm technology.

IP status: silicon proven.

Silicon area: 0.12 mm<sup>2</sup>.



### ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units
			min	typ.	max	
Supply voltage	VDDA12	-	1.14	1.2	1.26	V
	VDDD12	-	1.14	1.2	1.26	
Operating temperature range	T <sub>j</sub>	-	-40	+27	+85	°C
Current consumption	I <sub>VDDA</sub>	F <sub>S</sub> = 1 MSPS	-	335	-	uA
	I <sub>VDDD</sub>		-	25	-	
	I <sub>REFP</sub>		-	525	-	
Reference current	I <sub>ref</sub>	-	-	10	-	uA
Resolution	N	-	-	12	-	bit
Clock frequency	F <sub>CLK</sub>	-	-	-	16	MHz
Sampling rate	F <sub>S</sub>	-	-	-	1	MSPS
Input voltage	V <sub>IN</sub>	-	0	-	V <sub>REFP</sub>	V
Differential reference voltage	V <sub>REFP</sub>	-	-	VDDA12	-	V
	V <sub>REFN</sub>	-	-	GNDA	-	V
Duty cycle	S	-	45	50	55	%
Spurious-free dynamic range	SFDR	F <sub>IN</sub> = 104.5 kHz; F <sub>S</sub> = 1 MSPS	-	76	-	dB
Signal to noise ratio	SINAD		-	65	-	dB
Effective number of bits	ENOB		-	10.5	-	bits
Differential nonlinearity	DNL		-	±1	-	LSB
Integral nonlinearity	INL		-	±3	-	LSB
Input logic-high level	V <sub>IL</sub>	For digital inputs	0	-	0.2*VDDD12	V
Input logic-low level	V <sub>IH</sub>		0.8*VDDD12	-	VDDD12	
Output logic-high level	V <sub>OL</sub>	For digital outputs	0	-	0.4	V
Output logic-low level	V <sub>OH</sub>		VDDD12-0.4	-	VDDD12	