

## 14-bit 1-channel 40 to 125 MSPS pipelined ADC


### OVERVIEW

055TSMC\_ADC\_15 is a high-speed 14-bit ADC, employs a high-performance differential pipeline architecture. This ADC consist of 14-bit pipelined ADC core, output logic, reference voltage buffer, bias current source and clock distribution blocks. The ADC requires 2.5V analog supply, 1.2V and 2.5V digital supply, reference current 20uA and reference voltage 0.6V. ADC differential analog input voltage range from 1.0V to 3.1V. The ADC supports standby mode which allow to optimize power consumption for system need. There are two application options for the IP: internal reference voltage generator with external capacitor connection and capless solution; external reference voltage source. IP technology: TSMC 55nm MS RF.

IP status: pre-silicon verification.

GDS area: 5.46mm<sup>2</sup>.

Silicon area: 4.42mm<sup>2</sup>.



### ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units
			min	typ.	max	
Analog supply voltage	V <sub>DD25</sub>	-	2.375	2.5	2.625	V
	V <sub>DDA25</sub>	-	2.375	2.5	2.625	V
Digital supply voltage	V <sub>DDD25</sub>	-	2.375	2.5	2.625	V
	V <sub>DDD12</sub>	-	1.14	1.2	1.26	V
Operating junction temperature range	T <sub>j</sub>	-	-40	+27	+85	°C
Input capacitance	C <sub>IN</sub>	-	-	4	-	pF
Reference voltage	V <sub>ref</sub>	-	-	0.6	-	V
Reference current	I <sub>ref</sub>	-	-	20	-	uA
Input clock frequency	F <sub>clk</sub>	-	40	125	-	MHz
Sample rate	F <sub>s</sub>	-	40	125	-	MSPS
Differential operating input range	A <sub>IN</sub>	ADJ_REF<4:0> = (20)dec	-	2.0	-	V
Input common mode voltage	V <sub>CM</sub>	SEL_VCM = (0)dec	-	0.5V <sub>DDA25</sub>	-	V
Differential reference voltage	V <sub>REFP</sub>	-	-	V <sub>CM</sub> +0.5	-	V
	V <sub>REFN</sub>	-	-	V <sub>CM</sub> -0.5	-	V
Current consumption	I <sub>CC_VDD25</sub>	T <sub>j</sub> =-40÷100°C	-	32.8	39.2	mA
	I <sub>CC_VDDA25</sub>	T <sub>j</sub> =-40÷100°C	-	169.5	179.2	mA
	I <sub>CC_VDDD25</sub>	T <sub>j</sub> =-40÷100°C	-	29.5	35.7	mA
	I <sub>CC_VDDD12</sub>	T <sub>j</sub> =-40÷100°C	-	5.2	24	mA
Total power dissipation	P <sub>CN_TOTAL</sub>	-	-	586	730	mW
Stand-by current	I <sub>STB</sub>	-	-	5	37	uA
Spurious-free dynamic range	SFDR	Sin wave, T <sub>j</sub> =-40÷100°C	F <sub>in</sub> =10.01MHz F <sub>in</sub> =58.84MHz	80 76.8	83.5 81.9	- dB
	SNR	Sin wave, T <sub>j</sub> =-40÷100°C	F <sub>in</sub> =10.01MHz F <sub>in</sub> =58.84MHz	69.2 68.7	73.9 71.4	- dB
ADC analog bandwidth	F <sub>BW3DB</sub>	-	-	610	-	MHz
Latency	ΔT	-	-	45	-	clock cycles
Aperture delay	t <sub>A</sub>	-	-	2.6	-	ns