

## 10-bit up to 130 MSPS low-power high-speed pipeline ADC


### OVERVIEW

065TSMC\_ADC\_06 is 10-bit up to 130 MSPS low-power high-speed ADC which is based on pipelined architecture. ADC contains a five main blocks: sample and hold, core ADC, digital error correction, timing generation, reference voltage. The block requires: 1.08÷1.32 V analog supply, 1.08÷1.32 V digital supply; reference current 4.95÷5.05 uA; differential reference voltage 1.08÷1.32 V and 0 V; differential input clock with duty cycle 45÷55 %. ADC supports standby mode. There is also the ability to configure the operating modes of the ADC with digital registers: register **en\_d<1:0>** controls the differential input clock, register **cr<11:0>** controls the modes of the core ADC, register **adj\_sh<3:0>** adjusts current of the sample and hold, register **adj\_md<3:0>** adjusts current of the core ADC.

IP technology: TSMC CMOS LP 65 nm.

IP status: silicon proven.

Area: 0.28mm<sup>2</sup>.



### ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units
			min	typ.	max	
Operating temperature range	T <sub>j</sub>	-	-40	+27	+125	°C
Analog blocks supply voltage	V <sub>dd_a</sub>	-	1.08	1.2	1.32	V
Digital blocks supply voltage	V <sub>dd_d</sub>	-	1.08	1.2	1.32	V
Differential reference voltage	V <sub>refp</sub>	-	1.08	1.2	1.32	V
	V <sub>refn</sub>	-	-	0	-	V
Reference current	I <sub>ref</sub>	-	4.95	5	5.05	uA
Duty cycle	S	-	45	50	55	%
Resolution	N	-	-	10	-	bit
Sampling rate	F <sub>s</sub>	-	-	-	130	MSPS
Power dissipation	P <sub>dd</sub>	F <sub>s</sub> = 130 MSPS	-	34	-	mW
		F <sub>s</sub> = 80 MSPS	-	25	-	mW
		F <sub>s</sub> = 50 MSPS	-	21	-	mW
Current consumption	I <sub>cc</sub>	F <sub>s</sub> = 130 MSPS	-	28	-	mA
		F <sub>s</sub> = 80 MSPS	-	20	-	mA
		F <sub>s</sub> = 50 MSPS	-	17	-	mA
Standby current	I <sub>stb</sub>	-	-	10	-	uA
Differential input voltage range peak-to-peak	A <sub>IN p-p</sub>	-	-	1.2	-	V
Input common mode voltage	U	-	-	0.6	-	V
Full power bandwidth	F <sub>B</sub>	F <sub>s</sub> = 130 MSPS	-	260	-	MHz
		F <sub>s</sub> = 80 MSPS	-	160	-	MHz
		F <sub>s</sub> = 50 MSPS	-	100	-	MHz
Spurious-free dynamic range	SFDR	F <sub>s</sub> = 50 - 130 MSPS, Fin = 3 - 8.125 MHz	-	68	-	dB
Signal-to-noise ratio	SNR	F <sub>s</sub> = 50 - 130 MSPS, Fin = 3 - 8.125 MHz	-	60	-	dB
Signal-to-noise and distortion ratio	SINAD	F <sub>s</sub> = 80 - 130 MSPS, Fin = 5 - 8.125 MHz	-	59	-	dB
		F <sub>s</sub> = 50 MSPS, Fin = 3.125 MHz	-	60	-	dB
Effective number of bits	ENOB	F <sub>s</sub> = 130 MSPS	-	9.1	-	bit
		F <sub>s</sub> = 80 MSPS, F <sub>s</sub> = 50 MSPS	-	9.3	-	bit
Differential nonlinearity	DNL	F <sub>s</sub> = 80 MSPS	-	±0.5	-	LSB
Integral nonlinearity	INL	F <sub>s</sub> = 80 MSPS	-	±1	-	LSB
Input high-logic level	V <sub>IH</sub>	For digital inputs	0.7 V <sub>dd_d</sub>	-	-	V
Input low-logic level	V <sub>IL</sub>		-	-	0.3 V <sub>dd_d</sub>	V