

10-bit 1-channel 50/100 MSPS pipeline ADC


OVERVIEW

065TSMC_ADC_08 employs a high-performance front-end sample-and-hold with differential multistage pipelined architecture and output error correction logic. The biasing circuit and the clock generator are also included to provide a complete ADC. The ADC operates with sampling rate up to 100 MSPS and a corresponding input clock up to 200 MHz (input clock is divided by two). The ADC can be configured to achieve addition power saving at low sampling rate, supports stand-by mode and features the excellent dynamic and static performance, wide bandwidth inputs, low power consumption and compact die area.

IP technology: TSMC CMOS 65 nm.

IP status: silicon proven.

Area: 0.26mm².



ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units
			min	typ.	max	
Analog supply voltage	V _{DD_A}	-	1.14	1.2	1.26	V
Digital supply voltage	V _{DD_D}	-	1.14	1.2	1.26	V
Operating temperature range	T _j	-	-40	+27	+85	°C
Current consumption in normal mode	I _{CC}	F _S = 50 MSPS	-	17	-	mA
		F _S = 100 MSPS	-	28	-	mA
Current consumption in stand-by mode	I _{STB}	-	-	10	-	uA
Power consumption in normal mode	P _C	F _S = 50 MSPS	-	21	-	mW
		F _S = 100 MSPS	-	34	-	mW
Reference current	I _{REF}	-	9.9	10	10.1	uA
Positive reference voltage	V _{REFP}	-	-	0.80	-	V
Negative reference voltage	V _{REFN}	-	-	0.30	-	V
Resolution	N	-	-	10	-	bit
Differential nonlinearity	DNL	F _S = 50 MSPS	-	±0.79	-	LSB
Integral nonlinearity	INL	F _S = 50 MSPS	-	±0.94	-	LSB
Input clock	F _{CLK}	-	-	-	200	MHz
Sampling rate	F _S	@F _{CLK} /2	10	-	100	MSPS
Common mode voltage	V _{CM}	-	-	0.55	-	V
Signal-to-noise and distortion ratio	SINAD	F _S =50 MSPS	F _{IN} = 10.7 MHz	-	54.2	-
			F _{IN} = 21.4 MHz	-	53.4	-
			F _{IN} = 30 MHz	-	52.9	-
			F _{IN} = 70 MHz	-	49.6	-
		F _S =100 MSPS	F _{IN} = 10.7 MHz	-	53.0	-
			F _{IN} = 21.4 MHz	-	52.2	-
			F _{IN} = 30 MHz	-	51.8	-
			F _{IN} = 70 MHz	-	48.5	-
Spurious-free dynamic range	SFDR	F _S =50 MSPS	F _{IN} = 10.7 MHz	-	64	-
			F _{IN} = 21.4 MHz	-	61	-
			F _{IN} = 30 MHz	-	58	-
			F _{IN} = 70 MHz	-	54.5	-
		F _S =100 MSPS	F _{IN} = 10.7 MHz	-	66.3	-
			F _{IN} = 21.4 MHz	-	63.7	-
			F _{IN} = 30 MHz	-	60.5	-
			F _{IN} = 70 MHz	-	52.1	-
Input logic-level high	V _{IH}	-	0.7 V _{DD_D}	-	V _{DD_D}	V
Input logic-level low	V _{IL}	-	0	-	0.3 V _{DD_D}	V