

12-bit 50/100/125 MSPS 1-channel pipeline ADC


OVERVIEW

The low-power high-speed 12-bit ADC employs a high-performance differential pipeline architecture. The ADC consists of a core ADC, output logic, timing generation and reference currents circuits. The ADC requires: 1.08 ÷ 1.32 V analog supply, 1.08 ÷ 1.32 V digital supply, reference current 10 uA, differential reference voltages 0.85 V and 0.35 V, common mode voltage 0.6 V and differential input clock. The ADC supports standby mode which do possible state with minimum power consumption. There is also the ability to configure the operating modes of the ADC by using digital registers.

IP technology: TSMC CMOS 65 nm.

IP status: silicon proven.

Area: 1.03mm².



ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units
			min	typ.	max	
Analog blocks supply voltage	V _{dd12a}	-	1.08	1.2	1.32	V
Digital blocks supply voltage	V _{dd12d}	-	1.08	1.2	1.32	V
Junction temperature	T _j	-	-40	+27	+85	°C
Reference current	I _{REF}	-	9.9	10	10.1	uA
Resolution	N	-	-	12	-	bit
Sample rate	F _S	-	50	100	125	MHz
Standby current	I _{ST}	-	-	9.5	-	uA
Current consumption	I _{CC}	V _{dd12a} +V _{dd12d} , F _S = 50 MHz	33	34	35.5	mA
		V _{dd12a} +V _{dd12d} , F _S = 100 MHz	47.6	50.2	52.3	mA
		V _{dd12a} +V _{dd12d} , F _S = 125 MHz	-	59	-	mA
Differential input voltage range	A _{IN p-p}	-	-	1	-	V p-p
Input common mode voltage	V _{CM}	-	-	0.6	-	V
Differential reference voltages	V _{REFP}	-	-	0.85	-	V
	V _{REFN}	-	-	0.35	-	V
Clock input duty cycle	S	-	45	50	55	%
Spurious free dynamic range	SFDR	F _S = 50 MHz	F _{IN} = 10.7 MHz	65	73.7	75.5
			F _{IN} = 21.4 MHz	65	73.7	75
		F _S = 100 MHz	F _{IN} = 10.7 MHz	65	73.4	74.4
			F _{IN} = 21.4 MHz	64	74.3	73
		F _S = 125 MHz	F _{IN} = 10.7 MHz	-	70.5	-
			F _{IN} = 21.4 MHz	-	70.8	-
Signal-to-noise ratio	SNR	F _S = 50 MHz	F _{IN} = 10.7 MHz	59.5	59.3	61.1
			F _{IN} = 21.4 MHz	59.5	58	60.7
		F _S = 100 MHz	F _{IN} = 10.7 MHz	60	59.3	61.8
			F _{IN} = 21.4 MHz	59	59.7	60.9
		F _S = 125 MHz	F _{IN} = 10.7 MHz	-	58	-
			F _{IN} = 21.4 MHz	-	58.1	-
Full power bandwidth	F _B	@50/100 MSPS	-	510	-	MHz
Differential nonlinearity	DNL	F _S = 50 MHz	F _{IN} = 10.7 MHz	-	±1.17	-
		F _S = 100 MHz		-	±1.18	-
Integral nonlinearity	INL	F _S = 50 MHz	F _{IN} = 10.7 MHz	-	±2.74	-
		F _S = 100 MHz		-	±3.9	-
Input logic high level	V _{IH}	For digital inputs	0.7 V _{dd12d}	-	V _{dd12d}	V
Input logic low level	V _{IL}		0	-	0.3 V _{dd12d}	V