

## 12-bit 8-channel 15 to 25 MSPS pipeline ADC

### OVERVIEW


250iHP\_ADC\_07 is a low-power high-speed 12-bit ADC employs high-performance differential pipeline architecture. The ADC consists of a sample and hold device, a core ADC and digital block. The ADC requires: 2.5 V analog supply, differential reference voltages 1.5 V and 1.0 V, common mode voltage 0.75 V and differential input clock. The block supports standby mode which allows state with minimum power consumption. There is

also the ability to configure the operating modes of the ADC by using digital registers.

IP technology: iHP SiGe BiCMOS 0.25 um.

IP status: silicon proven.

Area: 6.202mm<sup>2</sup>.



### ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units
			min	typ.	max	
Supply voltage	V <sub>dd</sub>	-	2.25	2.5	2.75	V
Operating temperature range	T <sub>j</sub>	-	-60	+27	+125	°C
Current consumption	I <sub>CC</sub>	For 8 channels	-	400	-	mA
Standby current	I <sub>STB</sub>	-	-	60	-	uA
Resolution	N	-	-	12	-	bit
Maximum input amplitude	A <sub>IN</sub>	-	-	0.5	-	V
Bandwidth	BW	-	7.5	10.0	12.5	MHz
Sampling rate	F <sub>s</sub>	-	15	20	25	MSPS
Input reference voltage	V <sub>REF+</sub>	-	-	1.5	-	V
	V <sub>REF-</sub>		-	1	-	V
Peak-to-peak differential input voltage	A <sub>IN p-p</sub>	-	-	1	-	V
DC operating point	U	-	0.5V <sub>dd</sub> -0.1	0.5V <sub>dd</sub>	0.5V <sub>dd</sub> +0.1	V
Signal-to-noise ratio	SNR	Input amplitude 0.9*A <sub>IN</sub> , F <sub>IN</sub> = 2.5 MHz, F <sub>clk</sub> = 25 MHz	-	61	-	dB
Spurious free dynamic range	SFDR		56	62	64	dB
Input high-logic level	V <sub>IH</sub>	For digital inputs	0.7V <sub>dd</sub>	-	V <sub>dd</sub> +0.25	V
Input low-logic level	V <sub>IL</sub>		-0.25	-	0.3	V