


## 12-bit 1-channel up to 1 MSPS R/2R DAC

### OVERVIEW

028TSMC\_DAC\_01 is a 12-bit digital to analog converter (DAC) with sample rates up to 1 MSPS. The block contains four main blocks: reference voltage source, bias voltage source, DAC core and control digital module. DAC core consist of the R/2R matrix and output operational class AB amplifier. The DAC operates directly from VDDIO/VDD33 supplies which are filtered analog supply pins of the chip. Analog voltage references can be generated from internal buffer or supplied externally. IP technology: TSMC 28nm eFlash. IP status: pre-silicon verification. Silicon area: 0.091mm<sup>2</sup>.



### ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units	
			min	typ.	max		
Analog supply voltage	V <sub>DDIO</sub>	Option 5V	4.5	5	5.5	V	
		Option 3.3V	2.97	3.3	3.63	V	
Digital supply voltage	V <sub>DD09</sub>	-	0.855	0.9	0.945	V	
Temperature range	T <sub>j</sub>	-	-40	+85	+150	°C	
Input clock frequency	F <sub>CLK</sub>	-	0.8	1	1.2	MHz	
Input clock frequency jitter	J <sub>CLK</sub>	@1MHz	-	-	10	ps	
Load resistance	R <sub>LOAD</sub>	-	-	50	-	kOhm	
Load capacity	C <sub>LOAD</sub>	-	-	10	-	pF	
Resolution	N	-	-	12	-	bit	
Output impedance	R <sub>OUT</sub>	-	-	-	30	kOhm	
Output frequency bandwidth	BW	-	-	-	20	kHz	
Output signal amplitude	A <sub>OUT</sub>	@V <sub>DDIO</sub> = 5.0V	0	-	5.5	V	
		@V <sub>DDIO</sub> = 3.3V	0	-	3.3		
Sampling rate	SR	-	-	-	1	MSPS	
Current consumption	I <sub>CC</sub>	@V <sub>DDIO</sub> , F <sub>S</sub> =1MSPS	Option 5V	-	0.7	0.9	mA
		Option 3.3V	-	0.6	0.9		
		@V <sub>DD09</sub> , F <sub>S</sub> =1MSPS	-	0.2	3.3	uA	
Shutdown current consumption	I <sub>STB</sub>	Option with V <sub>DDIO</sub> =5V	@V <sub>DDIO</sub>	-	2.3	277	nA
			@V <sub>DD09</sub>	-	38	20200	
		Option with V <sub>DDIO</sub> =3.3V	@V <sub>DDIO</sub>	-	1.3	277	nA
			@V <sub>DD09</sub>	-	28.4	20200	
Differential nonlinearity	DNL	Reduced code range from 128 to 3967	-	±0.2	±0.3	LSB	
Integral nonlinearity	INL	Reduced code range from 128 to 3967	@V <sub>DDIO</sub> =5.0V	-	±0.4	±0.7	LSB
			@V <sub>DDIO</sub> =3.3V	-	±0.3	±0.7	
Spurious-Free Dynamic Range	SFDR	F <sub>out</sub> = 3.9KHz and bandwidth 20kHz	@V <sub>DDIO</sub> =5.0V	79.8	83.4	84.9	dB
			@V <sub>DDIO</sub> =3.3V		82.2		
Signal to noise and distortion ratio	SINAD	F <sub>out</sub> = 3.9KHz and BW = 20kHz	@V <sub>DDIO</sub> =5.0V	82.2	81.3	82.1	dB
			@V <sub>DDIO</sub> =3.3V		83.4		
Effective number of bits	ENOB	F <sub>out</sub> = 3.9KHz and BW = 20kHz	@V <sub>DDIO</sub> =5.0V	12.7	13.2	13.3	dB
			@V <sub>DDIO</sub> =3.3V		13.0		
Offset error	OE	-	-	±9	-	LSB	
Gain error	GE	-	-	±12	-	LSB	