

## 12-bit 50 - 500 MSPS current steering IQ DAC


### OVERVIEW

065TSMC\_DAC\_01 employs a high-performance current steering architecture and provides optional differential current output or differential voltage output. The bandgap and current source included to provide a complete DAC. The DAC can be configured to adjust full-scale output range. The DAC uses segmentation architecture combined with Q<sup>2</sup> random walk algorithm to achieve excellent dynamic and static performance, wide output bandwidth. An internal resistive load together with current source is used to set differential voltage output, which independent from process, supply and temperature.

IP technology: TSMC CMOS 65nm.

IP status: pre-silicon verification.

Area: 0.47mm<sup>2</sup>.



### ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units
			min	typ.	max	
Analog supply voltage	V <sub>AVDD</sub>	-	2.25	2.5	2.75	V
Digital supply voltage	V <sub>DVDD</sub>	-	1.08	1.2	1.32	V
Operating temperature range	T <sub>j</sub>	-	-40	27	+85	°C
Current consumption	I <sub>CC</sub>	Normal mode, A <sub>IOUT p-p</sub> =20.48mA, F <sub>S</sub> =500MSPS	@V <sub>AVDD</sub>	-	41.6	-
			@V <sub>DVDD</sub>		7.6	-
	I <sub>STB</sub>	Standby mode		-	3	-
Total power consumption	P <sub>CP</sub>	Pause mode, A <sub>IOUT p-p</sub> =20.48mA, F <sub>S</sub> =500MSPS	-	103	-	mW
Resolution	N	-	-	12	-	bit
Differential nonlinearity	DNL	-	-	±0.2	-	LSB
Integral nonlinearity	INL	-	-	±0.5	-	LSB
Offset error	OE	-	-	0.1	-	LSB
Gain error	GE	-	-	0.3	-	LSB
Output resistance	R <sub>OUT</sub>	-	-	200	-	kOhm
Sampling rate	F <sub>S</sub>	-	50	-	500	MSPS
Duty cycle	S	-	45	50	55	%
Signal-to-noise ratio	SNR	F <sub>S</sub> =100MSPS, A <sub>VOUT p-p</sub> = 1.024V	Fin = 10 MHz	-	72.6	-
			Fin = 20 MHz	-	72.4	-
		F <sub>S</sub> =250MSPS, A <sub>VOUT p-p</sub> = 1.024V	Fin = 10 MHz	-	73.5	-
			Fin = 20 MHz	-	73.9	-
			Fin = 150 MHz	-	71.2	-
		F <sub>S</sub> =500MSPS, A <sub>VOUT p-p</sub> = 1.024V	Fin = 10 MHz	-	73.1	-
			Fin = 20 MHz	-	72.7	-
			Fin = 150 MHz	-	71.7	-
Spurious-free dynamic range	SFDR	F <sub>S</sub> =100MSPS, A <sub>VOUT p-p</sub> = 1.024V	Fin = 10 MHz	-	83.5	-
			Fin = 20 MHz	-	68.9	-
		F <sub>S</sub> =250MSPS, A <sub>VOUT p-p</sub> = 1.024V	Fin = 10 MHz	-	81.7	-
			Fin = 20 MHz	-	77.3	-
			Fin = 150 MHz	-	64.3	-
		F <sub>S</sub> =500MSPS, A <sub>VOUT p-p</sub> = 1.024V	Fin = 10 MHz	-	81.3	-
			Fin = 20 MHz	-	77.5	-
			Fin = 150 MHz	-	56.3	-
Input high-logic level	V <sub>IH</sub>	-	0.7V <sub>DVDD</sub>	-	-	V
Input low-logic level	V <sub>IL</sub>	-	-	-	0.3V <sub>DVDD</sub>	V