065TSMC_DAC_01

## 12-bit 50-500 MSPS current steering IQ DAC

## OVERVIEW

065TSMC_DAC_01 employs a high-performance current steering architecture and provides optional differential current output or differential voltage output. The bandgap and current source included to provide a complete DAC. The DAC can be configured to adjust full-scale output range. The DAC uses segmentation architecture combined with $\mathrm{Q}^{2}$ random walk algorithm to achieve excellent dynamic and static performance, wide output bandwidth. An internal resistive load together with current source is used to set differential voltage output, which independent from process, supply and temperature.
IP technology: TSMC CMOS 65 nm .
IP status: pre-silicon verification.
Area: $0.47 \mathrm{~mm}^{2}$.


ELECTRICAL CHARACTERISTICS

| Parameter | Symbol | Conditions |  | Value |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ. | max |  |
| Analog supply voltage | $\mathrm{V}_{\text {AVDD }}$ | - |  | 2.25 | 2.5 | 2.75 | V |
| Digital supply voltage | V ${ }_{\text {DVDD }}$ | - |  | 1.08 | 1.2 | 1.32 | V |
| Operating temperature range | $\mathrm{T}_{\mathrm{j}}$ | - |  | -40 | 27 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Current consumption | $\mathrm{I}_{\mathrm{CC}}$ | Normal mode, <br> $\mathrm{A}_{\text {IOUT } p-\mathrm{p}}=20.48 \mathrm{~mA}$, <br> $\mathrm{F}_{\mathrm{S}}=500 \mathrm{MSPS}$ | $@ \mathrm{~V}_{\text {AVDD }}$ | - | 41.6 | - | mA |
|  |  |  | $@ V_{\text {DVDD }}$ |  | 7.6 |  |  |
|  | $\mathrm{I}_{\text {StB }}$ | Standby mode |  | - | 3 | - | uA |
| Total power consumption | $\mathrm{P}_{\text {CP }}$ | Pause mode, $\mathrm{A}_{\text {IOUT } \mathrm{p}-\mathrm{p}}=20.48 \mathrm{~mA}, \mathrm{~F}_{\mathrm{S}}=500 \mathrm{MSPS}$ |  | - | 103 | - | mW |
| Resolution | N | P - |  | - | 12 | - | bit |
| Differential nonlinearity | DNL | - |  | - | $\pm 0.2$ | - | LSB |
| Integral nonlinearity | INL | - |  | - | $\pm 0.5$ | - | LSB |
| Offset error | OE | - |  | - | 0.1 | - | LSB |
| Gain error | GE | - |  | - | 0.3 | - | LSB |
| Output resistance | Rout | - |  | - | 200 | - | kOhm |
| Sampling rate | $\mathrm{F}_{\text {S }}$ | - |  | 50 | - | 500 | MSPS |
| Duty cycle | S | - |  | 45 | 50 | 55 | \% |
| Signal-to-noise ratio | SNR | $\begin{aligned} & \mathrm{Fs}_{\mathrm{s}}=100 \mathrm{MSPS}, \\ & \text { A vout } \mathrm{p}-\mathrm{p}=1.024 \mathrm{~V} \\ & \hline \end{aligned}$ | Fin $=10 \mathrm{MHz}$ | - | 72.6 | - | dB |
|  |  |  | Fin $=20 \mathrm{MHz}$ | - | 72.4 | - | dB |
|  |  | $\mathrm{Fs}_{\mathrm{s}}=250 \mathrm{MSPS}$, <br> Avout p-p $=1.024 \mathrm{~V}$ | Fin $=10 \mathrm{MHz}$ | - | 73.5 | - | dB |
|  |  |  | Fin $=20 \mathrm{MHz}$ | - | 73.9 | - | dB |
|  |  |  | Fin $=150 \mathrm{MHz}$ | - | 71.2 | - | dB |
|  |  | $\mathrm{F}_{\mathrm{S}}=500 \mathrm{MSPS}$, <br> $A_{\text {Vout } p-p}=1.024 \mathrm{~V}$ | Fin $=10 \mathrm{MHz}$ | - | 73.1 | - | dB |
|  |  |  | Fin $=20 \mathrm{MHz}$ | - | 72.7 | - | dB |
|  |  |  | Fin $=150 \mathrm{MHz}$ | - | 71.7 | - | dB |
| $\begin{aligned} & \begin{array}{l} \text { Spurious-free } \\ \text { range } \end{array} \end{aligned}$ | SFDR | $\begin{aligned} & \hline \mathrm{Fs}_{\mathrm{S}}=100 \mathrm{MSPS}, \\ & \text { Avout p-p }=1.024 \mathrm{~V} \\ & \hline \end{aligned}$ | Fin $=10 \mathrm{MHz}$ | - | 83.5 | - | dB |
|  |  |  | Fin $=20 \mathrm{MHz}$ | - | 68.9 | - | dB |
|  |  | $\mathrm{Fs}_{\mathrm{s}}=250 \mathrm{MSPS}$, <br> $A_{\text {Vout p-p }}=1.024 \mathrm{~V}$ | Fin $=10 \mathrm{MHz}$ | - | 81.7 | - | dB |
|  |  |  | Fin $=20 \mathrm{MHz}$ | - | 77.3 | - | dB |
|  |  |  | Fin $=150 \mathrm{MHz}$ | - | 64.3 | - | dB |
|  |  | $\begin{aligned} & \mathrm{F}_{\mathrm{S}}=500 \mathrm{MSPS} \\ & \mathrm{~A}_{\text {Vout } \mathrm{p}-\mathrm{p}}=1.024 \mathrm{~V} \end{aligned}$ | Fin $=10 \mathrm{MHz}$ | - | 81.3 | - | dB |
|  |  |  | Fin $=20 \mathrm{MHz}$ | - | 77.5 | - | dB |
|  |  |  | Fin $=150 \mathrm{MHz}$ | - | 56.3 | - | dB |
| Input high-logic level | $\mathrm{V}_{\text {IH }}$ | - |  | $0.7 \mathrm{~V}_{\text {dvdd }}$ | - | - | V |
| Input low-logic level | $\mathrm{V}_{\text {IL }}$ | - |  | - | - | $0.3 \mathrm{~V}_{\text {dvdd }}$ | V |

