


**30 – 200 MHz DLL-based frequency multiplier**
**OVERVIEW**

055TSMC\_DLL\_01 is a frequency multiplier that combines low phase jitter of clock signal, small area and low current consumption. Block wakes up in “pass-through” mode and passes the input signal to the output. Once configured and enabled the block waits until DLL locks and then switches output clock signal CLK\_OUT to higher frequency. Disabling block switches it back into “pass-through” mode. Any mode switching is glitch-protected.

IP technology: TSMC 55 nm EF technology.  
 IP status: pre-silicon verification.  
 Area: 0.27×0.21 mm<sup>2</sup>.


**ELECTRICAL CHARACTERISTICS**

Parameter	Symbol	Conditions	Value			Units	
			Min	Typ.	Max		
Supply voltage	VDD12	-	1.08	1.2	1.32	V	
Operating temperature range	Tj	-	-40	27	+85	°C	
Block current consumption	I <sub>STARTUP</sub>	During 1 us after signal EN goes from signal pass-through to DLL clock output	-	-	3	mA	
	I <sub>ACTIVE</sub>	Active mode F <sub>CLK_OUT</sub> = 200 MHz	-	0.3	1	mA	
	I <sub>PASS</sub>	Pass through mode, EN = "0"	F <sub>CLK_IN</sub> = 10 MHz	-	10	20	uA
			F <sub>CLK_IN</sub> = 50 MHz	-	25	40	
			F <sub>CLK_IN</sub> = 100 MHz	-	45	60	
		Pass through mode, EN = "1", M = "00"	F <sub>CLK_IN</sub> = 10 MHz	-	115	140	
F <sub>CLK_IN</sub> = 50 MHz	-		190	220			
		F <sub>CLK_IN</sub> = 100 MHz	-	300	320		
Input frequency	F <sub>CLK_IN</sub>	-	7.5	-	100	MHz	
Output frequency	F <sub>OUTMAX</sub>	-	30	-	200	MHz	
CLK_IN duty cycle	CKI <sub>DC</sub>	-	40	50	60	%	
CLK_OUT duty cycle	CKO <sub>DC</sub>	DLL is locked	40	50	60	%	
Delay between rising edge of CLK_IN and following rising edge of CLK_OUT	T <sub>LATIO</sub>	-	-	0.4	1	ns	
CLK_IN period jitter <sup>1)</sup>	T <sub>J_IN</sub>	-	-	100	-	ps	
CLK_OUT period jitter <sup>1)</sup> with power supply noise	T <sub>JPSN</sub>	F <sub>OUT</sub> = 200 MHz	-	0.10	0.2	ns	
		F <sub>OUT</sub> = 80 MHz	-	0.15	0.3		
		F <sub>OUT</sub> = 40 MHz	-	0.3	0.7		
		F <sub>OUT</sub> = F <sub>OUTMIN</sub> , LSTAT<1:0> = "10"	-	1.5	3		
		F <sub>OUT</sub> = F <sub>OUTMIN</sub> , LSTAT<1:0> = "11"	-	2.1	5		
Input logic-high level	V <sub>IH</sub>	For digital inputs	0.8*VDD12	-	VDD12	V	
Input logic-low level	V <sub>IL</sub>		0	-	0.2*VDD12	V	
Output logic-high level	V <sub>OH</sub>	For digital outputs	0.8*VDD12	-	VDD12	V	
Output logic-low level	V <sub>OL</sub>		0	-	0.2*VDD12	V	

Note: 1) Absolute value of period deviation from period nominal (expected) value.