

5mA LDO voltage regulator (output voltage 1.1V/1.2V/1.3V/1.4V)


OVERVIEW

055TSMC_LDO_01 is a low drop out voltage regulator designed to supply integrated circuits with stable and precise voltage. The LDO inputs voltage VDD_HV 2.25... 3.6V and converts this voltage into a voltage VOUT 1.1V/1.2V/1.3V/1.4V with 5mA load capacity. This voltage programmed using the bus Vadj<1:0>.

IP technology: TSMC EF CMOS 55nm.

IP status: silicon proven.

Silicon area: 0.0154mm²



ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Unit
			min	typ.	max	
Supply voltage	V _{DD_HV}	-	2.25	-	3.6	V
Ambient temperature	T _j	-	-40	+25	+85	°C
Input logic-level high	V _{IH}	For digital inputs	V _{DD_HV} -0.25	-	V _{DD_HV}	V
Input logic-level low	V _{IL}		0	-	0.25	V
Current consumption	I _{VDD_HV}	I _{load} = 5mA	6.97	7.39	7.84	µA
		Power off	0.49	0.94	6.9	nA
Reference voltage	V _{VBG}	-	-	600	-	mV
Reference current	I _{ref}	-	-	10	-	µA
Maximum load current	I _{load}	-	-	-	5	mA
Output voltage	V _{OUT}	V _{adj} ="00"; 1mA<I _{load} <5mA; 2.25V<V _{DD_HV} <3.6V	1.10	1.10	1.09	V
		V _{adj} ="01"; 1mA<I _{load} <5mA; 2.25V<V _{DD_HV} <3.6V	1.20	1.20	1.21	
		V _{adj} ="10"; 1mA<I _{load} <5mA; 2.25V<V _{DD_HV} <3.6V	1.30	1.30	1.31	
		V _{adj} ="11"; 1mA<I _{load} <5mA; 2.25V<V _{DD_HV} <3.6V	1.40	1.40	1.42	
Output voltage drop	V _{drop}	V _{DD_HV} = 3.3V; I _{load} = 5mA	58.2	88.8	136.4	mV
Output voltage deviation (in the load range)	δV _{load}	2.25<V _{DD_HV} <3.6V; I _{load} =5mA	-	-	1	%
Output voltage deviation (in supply voltage range)	δV _{VDD}	V _{DD_HV} =3.3V; 100uA< I _{load} <5mA	-	-	2.5	%
External load capacity	C _{load}	-	47	100	330	nF