


**20mA and 500mA LDO voltage regulators (output voltage 2.5V)**
**OVERVIEW**

055TSMC\_LDO\_06 is a cap-based LDO voltage regulator designed to supply integrated circuits with stable and precise voltage. 2.5V. The LDO converts IO voltage 3.3V to **VDDA25** (2.5V) to supply analog circuits with load up to 500mA and converts IO voltage 3.3V to **VDDD25** (2.5V) to supply digital circuits with load up to 20mA. Each output voltage can be programmable to required value. The block operates directly from two main power supplies: IO voltage **VDD33** and core voltage **VDD12** supply. The block requires external reference currents: **IREF\_10UA\_1** (10uA), **IREF\_10UA\_2** (10uA) and reference voltage **VREF** (0.6V).

IP technology: TSMC 55nm MS RF.  
 IP status: pre-silicon verification.  
 GDS area: 0.21mm<sup>2</sup>.  
 Silicon area: 0.17mm<sup>2</sup>.


**ELECTRICAL CHARACTERISTICS**

Parameter	Symbol	Conditions	Value			Units	
			min	typ.	max		
IO supply voltage	$V_{DD33}$	-	3.0	3.3	3.6	V	
Core supply voltage	$V_{DD12}$	-	1.14	1.2	1.26	V	
Operating temperature range	$T_j$	-	-40	+27	+85	°C	
Load current	$I_{LOAD\_A}$	-	-	500	-	mA	
	$I_{LOAD\_D}$	-	-	20	-	mA	
Capacitive load	$C_{LOAD\_A}$	-	-	22	-	uF	
	$C_{LOAD\_D}$	-	-	2.2	-	uF	
Startup time	$t_{ST}$	EN_LDO_A and EN_LDO_D enabled	-	100	-	us	
Input reference voltage	$V_{REF}$	-	-	0.6	-	V	
Reference voltage accuracy	$\Delta V_{REF}$	-	-	3	-	%	
Input reference current	$I_{10u}$	-	-	10	-	uA	
Reference current accuracy	$\Delta I_{REF\_10u}$	-	-	5	-	%	
Output voltage	$V_{DDA25}$	@VDDA25	2.42	2.51	2.61	V	
	$V_{DDD25}$	@VDDD25	2.42	2.51	2.60	V	
Output voltage accuracy	$\Delta V_{DDA25}$	@VDDA25	-	3.5	-	%	
	$\Delta V_{DDD25}$	@VDDD25	-	3.5	-	%	
Current consumption in operating mode	$I_{DD33}$	$T_j = -40 \div +85^\circ\text{C}$ , $I_{LOAD\_D} = 20\text{mA}$ , $I_{LOAD\_A} = 500\text{mA}$ , $V_{DD33} = 3.3\text{V}$ , $V_{DD12} = 1.2\text{V}$	37.87	40.02	41.72	uA	
	$I_{DD12}$		0.12	3.50	9.51	nA	
Current consumption in standby mode	$I_{STB\_DD33}$		20.88	99.07	597.4	nA	
	$I_{STB\_DD12}$		0.13	3.4	9.27		
Line regulation	$\Delta V_{LINE} / \Delta V_{IN}$	@ $V_{DDA25}$ , $T_j = 25^\circ\text{C}$ , $I_{LOAD\_A} = 500\text{mA}$	-	0.61	-	%/V	
		@ $V_{DDD25}$ , $T_j = 25^\circ\text{C}$ , $I_{LOAD\_D} = 20\text{mA}$	-	0.82	-	%/V	
Power Supply Rejection Ratio	PSRR $_{VDDA25}$	$T_j = -40^\circ\text{C} \div +85^\circ\text{C}$ , $I_{LOAD\_A} = 500\text{mA}$	@10kHz	11	-	-	dB
			@100kHz	21	-	-	
			@1MHz	30	-	-	
	PSRR $_{VDDD25}$	$T_j = -40^\circ\text{C} \div +85^\circ\text{C}$ , $I_{LOAD\_D} = 20\text{mA}$	@10kHz	9	-	-	
			@100kHz	24	-	-	
			@1MHz	45	-	-	
Input logic-level high	$V_{IH}$	For digital inputs	$0.9V_{DD12}$	-	$V_{DD12} + 0.3$	V	
Input logic-level low	$V_{IL}$		-0.3	-	+0.3	V	