

20mA and 500mA LDO voltage regulators (output voltage 2.5V)

OVERVIEW


055TSMC_LDO_06 is a cap-based LDO voltage regulator designed to supply integrated circuits with stable and precise voltage 2.5V. The LDO converts IO voltage 3.3V to **VDDA25** (2.5V) to supply analog circuits with load up to 500mA and converts IO voltage 3.3V to **VDDD25** (2.5V) to supply digital circuits with load up to 20mA. Each output voltage can be programmable to required value. The block operates directly from two main power supplies: IO voltage **VDD33** and core voltage **VDD12** supply. The block requires external reference currents: **IREF_10UA_1** (10uA), **IREF_10UA_2** (10uA) and reference voltage **VREF** (0.6V).

IP technology: TSMC 55nm MS RF.

IP status: pre-silicon verification.

GDS area: 0.21mm².

Silicon area: 0.17mm².



ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units
			min	typ.	max	
IO supply voltage	V _{DD33}	-	3.0	3.3	3.6	V
Core supply voltage	V _{DD12}	-	1.14	1.2	1.26	V
Operating temperature range	T _j	-	-40	+27	+85	°C
Load current	I _{LOAD_A}	-	-	500	-	mA
	I _{LOAD_D}	-	-	20	-	mA
Capacitive load	C _{LOAD_A}	-	-	22	-	uF
	C _{LOAD_D}	-	-	2.2	-	uF
Startup time	t _{ST}	EN_LDO_A and EN_LDO_D enabled	-	100	-	us
Input reference voltage	V _{REF}	-	-	0.6	-	V
Reference voltage accuracy	ΔV _{REF}	-	-	3	-	%
Input reference current	I _{10u}	-	-	10	-	uA
Reference current accuracy	ΔI _{REF_10u}	-	-	5	-	%
Output voltage	V _{DDA25}	@VDDA25	2.42	2.51	2.61	V
	V _{DDD25}	@VDDD25	2.42	2.51	2.60	V
Output voltage accuracy	ΔV _{DDA25}	@VDDA25	-	3.5	-	%
	ΔV _{DDD25}	@VDDD25	-	3.5	-	%
Current consumption in operating mode	I _{DD33}	T _j =-40÷85°C, I _{LOAD_D} =20mA, I _{LOAD_A} =500mA, V _{DD33} =3.3V, V _{DD12} =1.2V	37.87	40.02	41.72	uA
	I _{DD12}		0.12	3.50	9.51	nA
Current consumption in standby mode	I _{STB_DD33}		20.88	99.07	597.4	nA
	I _{STB_DD12}		0.13	3.4	9.27	
Line regulation	ΔV _{LIN} /ΔV _{IN}	@V _{DDA25} , T _j =25°C, I _{LOAD_A} =500mA	-	0.61	-	%/V
		@V _{DDD25} , T _j =25°C, I _{LOAD_D} =20mA	-	0.82	-	%/V
Power Supply Rejection Ratio	PSRR _{VDDA25}	T _j =-40°C÷+85°C, I _{LOAD_A} = 500mA	@10kHz	11	-	dB
			@100kHz	21	-	
			@1MHz	30	-	
	PSRR _{VDDD25}	T _j =-40°C÷+85°C, I _{LOAD_D} = 20mA	@10kHz	9	-	
			@100kHz	24	-	
			@1MHz	45	-	
Input logic-level high	V _{IH}	For digital inputs	0.9V _{DD12}	-	V _{DD12} +0.3	V
Input logic-level low	V _{IL}		-0.3	-	+0.3	V