

# 1.25 Gbps LVDS IPs library

## OVERVIEW

028TSMC\_LVDS\_01 is a library including:

- Transmitter LVDS driver (TX\_LVDS);
- Receiver LVDS driver (RX\_LVDS);
- Reduced range link receiver LVDS driver (RX\_LVDS\_R);
- Transceiver LVDS driver (RX\_TX\_LVDS);
- Reference current/voltage generators (RS\_TOP);
- Bias block (LVDSBIAS8X) for 8 LVDS drivers

RX\_TX\_LVDS driver has five available operation modes: transmitter, receiver, transmitter half-duplex, receiver half-duplex and shutdown. The RS\_TOP block is intended to output reference currents and voltage for RX\_LVDS, RX\_LVDS\_R, TX\_LVDS and TX\_RX\_LVDS drivers as well as for bias\_block. Composing of LVDS library components allows to design a device with up to 16 pairs of data channels and 2 pairs of synchronization channels.

### Features:

- TIA/EIA-644 LVDS standards without hysteresis
- Data transfer rate: 1250Mbps
- 1.8V IO voltage supply
- 0.9V core voltage supply
- 0.9V CMOS input/output logic control signals
- 0.9V/1.8V level shifters
- TSMC 28nm CMOS technology

### Applications:

- Point-to-point data transmission
- Multidrop buses
- Clock distribution
- Backplane receiver
- Backplane data transmission
- Cable data transmission

## BLOCK DIAGRAM




Figure 1: TX\_LVDS driver block diagram




Figure 2: RX\_LVDS driver block diagram




Figure 3: RX\_LVDS\_R driver block diagram




Figure 4: RX\_TX\_LVDS driver block diagram




Figure 5: RS\_TOP block diagram




Figure 6: LVDSBIAS8X block diagram