

3.125 Gbps DDR CML receiver


OVERVIEW

065TSMC_CML_01 core logic interface includes complementary output signal pins (**OUTp**, **OUTn**) for data transmission and enable pin **EN_RX**. **PAD_INP** and **PAD_INN** are differential input pins that should be connected to bonding pads. Buffer includes two 50-Ohm on-chip termination resistors, connected to supply voltage node. So the interface supports both AC and DC-coupled connections. **IREF_RX** is a reference current input.

IP technology: TSMC CMOS 65nm.

IP status: silicon proven.

Area: 0.0048mm².



ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units
			min	typ.	max	
Supply digital voltage	V _{DD12}	-	1.14	1.2	1.26	V
	V _{DD25}	-	2.375	2.5	2.625	
Operating temperature range	T _j	-	-40	+85	+125	°C
Input reference current	I _{REF_RX}	-	-	40	-	uA
Input voltage range	V _{in}	-	1.14	1.2	1.26	V
Input differential threshold	V _{th}	-	100	400	-	mV
Data rate	F _S	DDR mode	-	3.125	-	Gbps
DC current consumption	I _{VDD25}	I _{REF_RX} =40uA	-	1	1.1	mA
Stand-by current	I _{st}	-	136	382	432	nA
Output voltage range	V _{OUT}	-	0	-	1.25	V
Differential time propagation delay	t _{PHLDT}	High to low	638.7	648.3	652.3	ps
	t _{PLHDT}	Low to high	634.8	646.1	657.4	ns
AC current consumption	I _{VDD25}	-	1.20	1.37	1.40	mA
Total AC power consumption	P	-	1.37	1.64	1.76	mW
Clock jitter, random rms	t _{RJ}	Ampl_in = 0.12 V	1.10	1.57	2.65	ps
Clock jitter, random max (p-p)	t _{DJM}		1.55	2.21	3.74	ps
Input voltage high level	V _{IH}	For digital inputs	0.8V _{DD12}	-	V _{DD12}	V
Input voltage low level	V _{IL}		0	-	0.2V _{DD12}	V