

3.125 Gbps DDR 1-channel CML transmitter


OVERVIEW

065TSMC_CML_02 core logic interface includes signal pins (**INP1**, **INP2** and **INN1**, **INN2**) for data transmission, control pin **EN_TX** to configure transmitter state and control pin **EN_PR** to toggle pre-emphasis mode. Data on signal pins **INP2** and **INN2** should be one bit shifted (delayed) from that on **INP1** and **INN1** for pre-emphasis purposes. Differential CML output pins **PAD_OUTP** and **PAD_OUTN** should be connected to bonding pads.

IP technology: TSMC CMOS 65nm.

IP status: silicon proven.

Area: 0.035mm².



ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units	
			min	typ.	max		
Supply digital voltage	V _{DD12}	-	1.14	1.2	1.26	V	
Operating temperature range	T	-	-40	+85	+125	°C	
Input reference current	I _{REF}	-	-	10	-	uA	
Differential output voltage	V _{OD}	EN_PR = "0"	400	800	1600	mV	
		EN_PR = "1"	400	800	1800	mV	
Output offset voltage	V _{OS}	-	0.8	1	1.1	V	
Change V _{OD}	ΔV _{OD}	-	-	-	50	mV	
Change V _{OS}	ΔV _{OS}	-	-	-	50	mV	
Stand-by current	I _{st}	-	-	-	2	uA	
Input voltage range	V _{in}	-	0	-	1.2	V	
Data rate	F _S	DDR mode	-	3.125	-	Gbps	
Output current	I _{out}	IREF_I10UTX=10uA	-	16	-	mA	
DC current consumption from VDD random data without output current	I _{VDD}	IREF_I10UTX=10uA	EN_PR = "0"	1.9	2	2.1	mA
			EN_PR = "1"	4.4	4.5	4.6	mA
Total power without output current	P _{total}	IREF_I10UTX=10uA	EN_PR = "0"	2.18	2.4	2.62	mW
			EN_PR = "1"	5.06	5.4	5.75	mW
Differential time propagation delay	t _{PHLDT}	High to low	160	225	275	ps	
	t _{PLHDT}	Low to high					
Rise time	t _{RT}	C _L =1pF	-	-	100	ps	
Fall time	t _{FT}		-	-	100	ps	
AC current consumption from VDD	I _{VDD}	-	32.6	37.76	45.4	mA	
Total AC power	W	-	37.5	45.31	56.72	mW	
Clock jitter, random rms	t _{RJ}	C _L =1pF	78	100	240	fs	
Clock jitter, random max (p-p)	t _{DJM}		0.42	0.88	1.33	ps	
Data jitter, deterministic	t _{DJ}		0.42	0.88	1.33	ps	
Duty cycle	S	-	48	49	50	%	
Input voltage high level	V _{IH}	For digital inputs	0.8V _{DD12}	-	V _{DD12}	V	
Input voltage low level	V _{IL}		0	-	0.2V _{DD12}	V	