

## 1 Gbps DDR LVDS transmitter

### OVERVIEW


065TSMC\_LVDS\_05 includes signal pins (**INp** and **INn**) to transmit data, and control pin **EN\_TX** to configure the state of the transmitter. There are other two internal pins (**VREF\_TX** and **IREF\_TX**) to get voltage reference and current reference. **PAD\_OUTp** and **PAD\_OUTn** are complementary outputs to connect to the bonding pads. The block conforms to TIA/EIA-644 LVDS standards without hysteresis.

IP technology: TSMC 65nm CMOS.

IP status: silicon proven.

Area without PADS: 0.015mm<sup>2</sup>.

Area with PADS: 0.045mm<sup>2</sup>.



### ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units
			min	typ.	max	
Analog supply voltage	V <sub>DD25</sub>	-	2.375	2.5	2.625	V
Digital supply voltage	V <sub>DD12</sub>	-	1.14	1.2	1.26	V
Operating temperature range	T	-	-40	+85	+125	°C
Differential output voltage	V <sub>OD</sub>	-	300	350	400	mV
Output offset voltage	V <sub>OS</sub>	-	1.125	1.250	1.375	V
Differential time propagation delay, high to low	t <sub>PHLDT</sub>	-	1	1.4	1.6	ns
Differential time propagation delay, low to high	t <sub>PLHDT</sub>					
Output current	I <sub>OUT</sub>	IREF_TX = 10uA	-	3.5	-	mA
Rise time	t <sub>RT</sub>	C <sub>LOAD</sub> =1pF	330	340	350	ps
Fall time	t <sub>FT</sub>		330	340	350	ps
Data rate		DDR mode	-	-	1	Gbps
AC power current from V <sub>dd25</sub>	I <sub>VDD25</sub>	IREF_TX = 10uA	16.0	21.4	25.2	mA
AC power current from V <sub>dd12</sub>	I <sub>VDD12</sub>		0.35	0.35	0.37	mA
Total AC power	W		38.7	53.3	65.5	mW
Clock jitter, rms	t <sub>RJ</sub>	C <sub>LOAD</sub> =1pF	300	400	900	fs
Data jitter, deterministic	t <sub>DJ</sub>		0.8	1.3	6.0	ps
Duty cycle	S	-	49	50	51	%
Input voltage high level	V <sub>IH</sub>	For digital inputs	0.8V <sub>DD12</sub>	-	V <sub>DD12</sub>	V
Input voltage low level	V <sub>IL</sub>		0	-	0.2V <sub>DD12</sub>	V