

## 2.4 Gbps DDR LVDS transmitter


### OVERVIEW

065TSMC\_LVDS\_07 is LVDS transmitter. The interface to the core logic includes differential signal pins (**INP** and **INN**) to transmit data, and control pin **EN** to configure the state of the transmitter. **EN** pin enables of the TX LVDS, **OEN** pin selects Hi-Z state mode in which the output is disconnected. There are other two internal pins (**VREF** and **IREF**) to get voltage reference and current reference. **OUTP** and **OUTN** are complementary outputs to connect to the bonding pads.

IP technology: TSMC CMOS 65nm.

IP status: pre-silicon verification.

Area: 0.015mm<sup>2</sup>.



### ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units
			min	typ.	max	
Supply analog voltage	V <sub>DD25</sub>	-	2.25	2.5	2.75	V
Operating temperature range	T <sub>j</sub>	-	-45	+27	+85	°C
Input reference current	I <sub>REF</sub>	-	-	10	-	uA
Input reference voltage	V <sub>REF</sub>	-	-	1.2	-	V
Differential output voltage	V <sub>OD</sub>	I <sub>REF</sub> = 10uA, R <sub>L</sub> =100±1%	282	350	390	mV
Output offset voltage	V <sub>OS</sub>	(V <sub>OUTP</sub> + V <sub>OUTN</sub> )/2	1.165	1.2	1.235	V
Differential time propagation delay	t <sub>PHL</sub>	C <sub>L</sub> =1pF high to low	0.45	0.6	0.83	ns
	t <sub>PLH</sub>	low to high				
Differential skew	t <sub>skew1</sub>	Between t <sub>PHL</sub> and t <sub>PLH</sub>	-	9	21	ps
Line short circuit current	I <sub>sa</sub> , I <sub>sb</sub>	V <sub>OUTP</sub> and V <sub>OUTN</sub> shorted to ground	-	10.3	11.5	mA
Pair short circuit current	I <sub>sab</sub>	V <sub>OUTP</sub> shorted to V <sub>OUTN</sub>	-	3.5	3.9	mA
Stand-by current	I <sub>st</sub>	-	-	-	74	nA
DC power current from V <sub>DD25</sub>	W <sub>DC</sub>	I <sub>REF</sub> = 10uA, R <sub>L</sub> =100±1%	3.12	3.8	4.2	mA
Total DC power	P <sub>total</sub>	I <sub>REF</sub> = 10uA, R <sub>L</sub> =100±1%	7	9.5	11.5	mW
Rise time	t <sub>RT</sub>	C <sub>L</sub> =1pF	60	71	94	ps
Fall time	t <sub>FT</sub>		60	71	94	ps
AC power current from V <sub>DD25</sub>	I <sub>VDD25</sub>	I <sub>REF</sub> = 10uA	8.7	9.9	11.2	mA
Total AC power	W <sub>AC</sub>		19.6	24.7	30.8	mW
Clock jitter, rms	t <sub>RJ</sub>	C <sub>L</sub> =1pF	40	63	110	fs
Clock jitter, max (p-p)	t <sub>DJM</sub>		0.25	0.4	0.68	ps
Data jitter, deterministic	t <sub>DJ</sub>		0.3	0.4	1	ps
			9	10	11	ps
Data jitter, deterministic crossing ±100mV	t <sub>DJC</sub>	C <sub>L</sub> =1pF	26	27	28	ps
		C <sub>L</sub> =3pF	95	95	112	ps
Duty cycle	S	-	49	50	51	%
Input voltage high level	V <sub>IH</sub>	For digital inputs	0.8V <sub>DD25</sub>	-	V <sub>DD25</sub>	V
Input voltage low level	V <sub>IL</sub>		0	-	0.2V <sub>DD25</sub>	V