

### Up to 400 Mbps DDR LVDS receiver

## **OVERVIEW**

130GF\_LVDS\_01 is a LVDS receiver with data rate up to 400 Mbps (DDR mode). The LVDS receiver converts input LVDS signal to differential CMOS 1.5V standard and transmits it through the OUTP and OUTN outputs. The input signal can be supplied with or without AC decoupling. If the signal is supplied to the receiver input without AC decoupling, then it must have an external VCM. Otherwise, the internal VCM is used. The IP block can be used as a clock receiver with frequency up to 1.2 GHz. The LVDS has a terminating resistor with an adjustable value. The internal reference current can be adjusted to optimize the power consumption of the LVDS receiver.

#### Features:

- TIA/EIA-644 LVDS standards without hysteresis
- Data transfer rate: up to 400 Mbps (DDR mode)
- Clock frequency: up to 1.2 GHz
- VDDA voltage supply for analog part
- VDDD voltage supply for digital part
- 1.5V CMOS logic level
- Area:  $98 \times 81 \text{ um}^2$
- Global Foundries 130 nm CMOS technology

#### **Applications:**

- Point-to-point data transmission
- Multidrop buses
- Clock distribution
- Backplane receiver
- Backplane data transmission



Parameter	Symbol	Conditions	Value			Unita
			min	typ.	max	Units
Supply voltage	VDDD	For digital part	1.425	1.5	1.575	V
	VDDA	For analog part	1.425	1.5	1.575	
Operating temperature range	Tj	-	-40	+27	+125	°C
Reference current	I <sub>REF</sub>	-	-	10	-	uA
Common-mode input voltage	VCM <sub>IN</sub>	@external common-mode	0.875	-	VDDA-0.15	V
		@internal common-mode	-	1.2	-	
Clock frequency	FCLK	-	-	-	1.2	GHz
Data transfer rate	Fs	DDR mode	-	-	400	Mbps
Input differential threshold	$V_{th\_in}$	-	-	-	100	mV
Input impedance of internal	$Z_{in}$	-	90	100	110	Ω
Clock signal duty cycle	S	_	_	50	_	0/0
Clock jitter, rms	τ	-	_	46	_	ps
Total current consumption	IDD	$@F_s = 400 MBPS$	-	2.0	-	mA
		$\overline{@}F_{CLK} = 1GHz$	-	2.5	-	
	I <sub>shtd</sub>	Shutdown mode	-	-	171	nA

# **ELECTRICAL CHARACTERISTICS**