

# Programmable CMOS LVDS Transmitter/Receiver

---

## SPECIFICATION

### 1. FEATURES

- Technology TSMC 0.13um CMOS
- 3.3 V analog power supply
- 1.2 V digital power supply
- 1.2V CMOS input and output logic signals
- 8-step (3-bit) adjustable transmitter output current (range from 0.75mA to 6.5mA)
- 1.25 Gbps (DDR MODE) switching rates
- Conforms to TIA/EIA-644 LVDS standards without hysteresis
- Two receiver cell types: rail to rail and reduced input range
- Temperature range: -40 °C to + 125 °C
- Optimized for pad-limited layout design
- Portable to other technologies (upon request)

### 2. APPLICATION

- Point-to-point data transmission
- Multidrop buses
- Clock distribution
- Backplane receiver
- Backplane data transmission
- Cable data transmission

### 3. OVERVIEW

LVDS device consists of one common bandgap reference voltage generator, a number of LVDS transmitter pad groups with their bias blocks, and a number of LVDS receiver pad groups (whether rail to rail or reduced input range) with their bias blocks. Also, LVDS transceiver pad groups may be used. In this case, the receiver bias and the transmitter bias blocks should be instantiated for each transceiver pad group. Group size is defined by the corresponding bias output dimension. In the case when desired group size is not the power of 2, several bias blocks should be used, or bias block with size larger than the group size can be instantiated. For example (see fig 1.), to create 6 RX LVDS lines and 30 TX LVDS lines, one LVDSBIASRX4X, one LVDSBIASRX2X, and one LVDSBIASTX32X cells can be instantiated. Two current lines of the LVDSBIASTX32X cell (that are not connected to the LVDS TX pads) should be left open. For the layout design, it is recommended to place bias blocks as close as possible to their corresponding receiver, transmitter, or transceiver pads. It should be noted that all pad cell ground pins in a group, and the corresponding bias block ground pin should be connected together. However, bandgap reference block ground may be connected to the different ground net, as well as different pad groups may utilize different ground nets.



LVDS transceiver cell may be used for half-duplex data transmission. In this case, input OEN controls the direction of the transmission. When OEN = 1, block operates in the receiver mode – the input termination resistor is on (when enabled by RES\_EN), and the transmitter output is in high impedance state. When OEN = 0, block operates in the transmitter mode. In this case, the transmitter drives its output current into the differential LVDS line, with the polarity corresponding to the bit value being transmitted.

All LVDS library blocks are designed in the TSMC CMOS 130 nm process. 130TSMC\_LVDS\_04 LVDS IO library is preferred to use in pad-limited layout design because all common part of transmitters and receivers combined in cells which placed inside core of die and only driver of transmitters and comparator of receivers are placed inside pad ring. All LVDS blocks layouts are delivered separately.

## 4. LIBRARY STRUCTURE

Table 1 shows the cell category including cell name and their descriptions. LVDS I/O library includes transmitter, two receivers, bidirectional cell, set of bias for receiver, set of bias for transmitter and bandgap voltage reference.

**Table 1:** Cell Category.

Cell name	Description
LVDSBG	Bandgap voltage reference
LVDSBIASRXnX	LVDS bias for receiver, n=1,2,4,8,16,32 is the number of output currents
LVDSBIASnX	LVDS bias for transmitter, n=1,2,4,8,16,32 is the number of output currents
PLVDSTX	LVDS transmitter PAD cell
PLVDSRX	LVDS rail to rail input range receiver PAD cell
PLVDSRXL	LVDS reduced input range receiver PAD cell
PLVDSRXTX	LVDS transceiver PAD cell

## 5. LAYOUT DESCRIPTION

The cell dimensions are given in the table 2

**Table 2:** Cell dimensions

Cell Name	Cell Width (um)	Cell Height (um)	Cell Area (um <sup>2</sup> )	Location	Bonding Pad No.
PLVDSTX	120	190	22800	Pad ring	2
PLVDSRX	180	190	34200	Pad ring	2
PLVDSRXL	160	190	30400	Pad ring	2
PLVDSRXTX	300	190	57000	Pad ring	2

## 6. OPERATING CHARACTERISTICS

### 6.1 TECHNICAL CHARACTERISTICS

Technology \_\_\_\_\_ TSMC 0.13um CMOS  
 Status \_\_\_\_\_ pre-silicon verification

### 6.2 ELECTRICAL CHARACTERISTICS

The values of electrical characteristics are special for VDD33= 2.97 ÷ 3.63 V, VDD= 1.08 ÷ 1.32 and T = -40 ÷ +125 °C. 1.25Gbps - switching (625MHz). For transmitter R<sub>Load</sub>=100±1%. C<sub>L</sub>- load capacitance.

Typical value are at VDD33= 3.3V, VDD= 1.2V, T=+ 27 °C unless otherwise specified.

All parameters of receivers and transmitters measure full schematic, i.e with bandgap voltage reference and biases.

Parameter	Symbol	Condition	Value			Unit
			min	typ	max	
Supply analog voltage	VDD33	-	2.97	3.3	3.63	V
Supply digital voltage	VDD	-	1.08	1.2	1.32	V
Operating temperature range	T	-	-40	+27	+125	°C
Differential output voltage	V <sub>OD</sub>	PLVDSTX, PLVDSRXTX in transmission mode	285	355	465	mV
Output offset voltage	V <sub>OS</sub>		1.184	1.25	1.275	V
Output voltage high, V <sub>PAD_OUTP</sub> or V <sub>PAD_OUTN</sub>	V <sub>Oh</sub>		-	-	1.507	V
Output voltage low, V <sub>PAD_OUTP</sub> or V <sub>PAD_OUTN</sub>	V <sub>Oi</sub>		1.009	-	-	V
Change V <sub>OD</sub>	ΔV <sub>OD</sub>		-	-	50	mV
Change V <sub>OS</sub>	ΔV <sub>OS</sub>		-	-	50	mV
Out current	I <sub>out</sub>		2.846	3.547	4.651	mA
DC power current from VDD33	I <sub>VDD33</sub>		2.988	3.722	4.882	mA
DC power current from VDD33	I <sub>VDD33</sub>	PLVDSRXTX in transmission mode	4.15	5.183	6.817	mA
Input impedance	Z <sub>in</sub>	PLVDSRX, PLVDSRXL, PLVDSRXTX in receive mode	90	100	110	Ω
Input differential threshold	V <sub>th</sub>	-	-	100	mV	
Input voltage range (common-mode)	V <sub>in</sub>	PLVDSRX, PLVDSRXTX in receive mode	0	1.25	3.3	V
Input voltage range (common-mode)	V <sub>in</sub>	PLVDSRXL	0	1.25	1.9	V
DC power current from VDD33	I <sub>VDD33</sub>	PLVDSRX	1.146	1.442	1.929	mA
DC power current from VDD33	I <sub>VDD33</sub>	PLVDSRXL	0.477	0.598	0.786	mA
DC power current from VDD	I <sub>VDD</sub>		0.328	0.441	0.602	mA
Differential time propagation delay, high to low	t <sub>PHLDT</sub>	PLVDSTX	1.4	2.0	3.2	ns
Differential time propagation delay, low to high	t <sub>PLHDT</sub>		1.4	2.0	3.2	ns
Rise time	t <sub>RT</sub>	20% to 80% PLVDSTX	65.7	89.1	130.2	ps
Fall time	t <sub>FT</sub>		65.9	88.8	130.1	ps
Clock jitter, random rms	t <sub>RJ</sub>		199	312	918	fs
Clock jitter, random max (p-p)	t <sub>DJM</sub>		1.128	1.474	5.007	ps
Data jitter, deterministic	t <sub>DJ</sub>		0.9	2.6	30.7	ps
Differential time propagation delay, high to low	t <sub>PHLDT</sub>		1.4	2.0	3.2	ns

Table electrical characteristics (continue)

Parameter	Symbol	Condition	Value			Unit
			min	typ	max	
Differential time propagation delay, low to high	t <sub>PLHDT</sub>		1.4	2.0	3.2	ns
Rise time	t <sub>RT</sub>	20% to 80% PLVDSTXRX, transmit mode	181	190	219	ps
Fall time	t <sub>FT</sub>		177	192	225	ps
Clock jitter, random rms	t <sub>RJ</sub>	C <sub>L</sub> =3p PLVDSTXRX, transmit mode	204	348	1015	fs
Clock jitter, random max (p-p)	t <sub>DJM</sub>		1.158	1.72	5.3	ps
Data jitter, deterministic	t <sub>DJ</sub>		9.23	13.8	45	ps
Differential time propagation delay, high to low	t <sub>PHLDT</sub>	C <sub>L</sub> =100f PLVDSRX	0.707	0.886	1.339	ns
Differential time propagation delay, low to high	t <sub>PLHDT</sub>		0.707	0.885	1.338	ns
Clock jitter, random rms	t <sub>RJ</sub>		334	641	1142	fs
Clock jitter, random max (p-p)	t <sub>DJM</sub>		1.77	2.89	4.74	ps
Data jitter, deterministic	t <sub>DJ</sub>		0.8	2.75	33.75	ps
Differential time propagation delay, high to low	t <sub>PHLDT</sub>		C <sub>L</sub> =100f, PLVDSRXL	0.472	0.639	0.996
Differential time propagation delay, low to high	t <sub>PLHDT</sub>	0.471		0.638	0.997	ns
Clock jitter, random rms	t <sub>RJ</sub>	487		633	1254	fs
Clock jitter, random max (p-p)	t <sub>DJM</sub>	1.893		3.43	7.71	ps
Data jitter, deterministic	t <sub>DJ</sub>	0.9		1	6.9	ps
Differential time propagation delay, high to low	t <sub>PHLDT</sub>	C <sub>L</sub> =100f, PLVDSTXRX, receive mode		0.622	0.868	1.325
Differential time propagation delay, low to high	t <sub>PLHDT</sub>		0.622	0.867	1.323	ns
Clock jitter, random rms	t <sub>RJ</sub>		404	525	1166	fs
Clock jitter, random max (p-p)	t <sub>DJM</sub>		1.9	2.8	5.9	ps
Data jitter, deterministic	t <sub>DJ</sub>		0.9	2.64	32	ps
Input voltage high level	V <sub>IH</sub>		For digital inputs	0.8VDD	-	VDD
Input voltage low level	V <sub>IL</sub>	0		-	0.2 VDD	V

$$|V_{OD}| = |V_{PAD\_OUTP} - V_{PAD\_OUTN}|$$

$\Delta V_{OD} = (|V_{OD}| \text{ for } V_{PAD\_OUTP} \text{ height and } V_{PAD\_OUTN} \text{ low}) \text{ minus } (|V_{OD}| \text{ for } V_{PAD\_OUTP} \text{ low and } V_{PAD\_OUTN} \text{ height})$

$\Delta V_{OS} = (V_{OS} \text{ for } V_{PAD\_OUTP} \text{ height and } V_{PAD\_OUTN} \text{ low}) \text{ minus } (V_{OS} \text{ for } V_{PAD\_OUTP} \text{ low and } V_{PAD\_OUTN} \text{ height})$

## 7. DELIVERABLES

LVDS IO library supports different popular EDA tools to integrate it with other libraries and IPs.

IP contents:

- Schematic or NetList
- Layout or blackbox
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation