

## 1.2 Gbps DDR LVDS transmitter/receiver


### OVERVIEW

180TSMC\_LVDS\_09 core logic interface in receiver part includes complementary signal pins (**OUT\_P** and **OUT\_N**) for data transmission and control pins for receiver configuration. Core logic interface in transmitter part includes complementary signal pins (**IN\_P** and **IN\_N**) for data transmission and control pins for transmitter configuration. Internal analog pins **VREF12**, **IREF\_20U\_TX**, **IREF\_20U\_RX** are reference voltage and currents inputs. Bi-directional differential pins **IOP** and **ION** should be connected to bonding pads. The block may operate as LVDS receiver, transmitter or half-duplex transceiver. The latter one is selected by setting both **EN\_TX** and **EN\_RX** controls to “1”. In this case port direction is toggled by **OEN** control (“1” - RX, “0” - TX). In RX mode transmitter output is switched to high-impedance state, while in TX mode internal termination is disabled. In single-direction applications configuration should be selected by **EN\_TX**, **EN\_RX** pins in order to save power. Double output current option (**X2I** = “1”) is included for dual termination designs – near-end and far-end. Internal termination is switched on by **TEN** control and its value may be calibrated from 20% to 10% deviation using **T\_CAL<1:0>** parameter.

IP technology: TSMC 180nm CMOS.

IP status: pre-silicon verification.

Area: 0.06mm<sup>2</sup>.



### ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units	
			min	typ.	max		
Analog supply voltage	V <sub>DD</sub>	-	3.0	3.3	3.6	V	
Operating temperature range	T <sub>j</sub>	-	-60	+27	+100	°C	
Differential output voltage	V <sub>OD</sub>	V <sub>IOP</sub> - V <sub>ION</sub>  , transmitter mode	X2I = “0” 300	320	340	mV	
			X2I = “1” 305	320	335	mV	
Output offset voltage	V <sub>OS</sub>	V <sub>OS</sub>   =  V <sub>IOP</sub> + V <sub>ION</sub>   / 2	1.88	1.2	1.22	V	
Data rate	F <sub>S</sub>	DDR mode	-	1.2	-	Gbps	
Rise time	t <sub>RT</sub>	20% to 80%, transmitter mode, C <sub>LTX</sub> =	132	134	154	ps	
Fall time	t <sub>FT</sub>	1pF	131	133	153	ps	
Differential time propagation delay	t <sub>PHL</sub>	Transmitter mode, C <sub>LTX</sub> = 1pF	High to low	0.92	1.29	2.1	ns
	t <sub>PLH</sub>		Low to high	0.92	1.29	2.1	ns
Total AC power	W <sub>AC</sub>	Transmitter mode, EN_RX = “0”, F <sub>s</sub> = 600MHz	16.5	19.8	23	mW	
Clock jitter, rms	t <sub>RJ</sub>		256	375	665	fs	
Data jitter, deterministic	t <sub>DJ</sub>		0.3	1.9	3.2	ps	
Input voltage range (common-mode)	V <sub>in</sub>	Receiving mode	0	-	2.4	V	
Input differential threshold	V <sub>th</sub>		-	-	100	mV	
Input impedance	Z <sub>in</sub>	-	90	100	110	Ohm	
Differential time propagation delay	t <sub>PHL</sub>	Receiving mode, C <sub>L</sub> = 50fF, V <sub>ind</sub> = 100mV	High to low	0.69	0.9	1.6	ns
	t <sub>PLH</sub>		Low to high	0.69	0.9	1.6	ns
Clock signal duty cycle	S	Receiving mode, F <sub>s</sub> = 620MHz	46	50	54	%	
Total AC power	W <sub>AC</sub>	Receiving mode, EN_TX = “0”, F <sub>s</sub> = 600MHz	6.3	7.6	9.3	mW	
Clock jitter, rms	t <sub>RJ</sub>	Receiving mode, C <sub>L</sub> = 50fF, V <sub>ind</sub> = 100mV	0.59	0.85	3.3	ps	
Data jitter, deterministic	t <sub>DJ</sub>		2	4	80	ps	
OEN to output enable (V <sub>OS</sub> ) <sup>[1]</sup>	T <sub>OE</sub>		5	7	10	ns	
OEN to output disable (V <sub>OS</sub> ) <sup>[2]</sup>	T <sub>OD</sub>	Transmitter	1.5	2	2.5	ns	
Stand-by current	I <sub>st</sub>	-	0.9	1	12.5	nA	

**Notes:** [1] Output recovery to voltage within the offset voltage range;

[2] Output drops out of the output offset voltage range.