

180TSMC_LVDS_09

1.2 Gbps DDR LVDS transmitter/receiver

OVERVIEW

180TSMC LVDS 09 core logic interface in receiver part includes complementary signal pins (OUT P and OUT N) for data transmission and control pins for receiver configuration. Core logic interface in transmitter part includes complementary signal pins (IN P and IN N) for data transmission and control pins for transmitter configuration. Internal analog pins VREF12. IREF 20U TX, IREF 20U RX are reference voltage and currents inputs. Bi-directional differential pins IOP and ION should be connected to bonding pads. The block may operate as LVDS receiver, transmitter or half-duplex transceiver. The latter one is selected by setting both EN_TX and EN_RX controls to "1". In this case port direction is toggled by OEN control ("1" - RX, "0" - TX). In RX mode transmitter output is switched to high-impedance state, while in TX mode internal termination is disabled. In single-direction applications configuration should be selected by EN TX, EN RX pins in order to save power. Double output current option (X2I = "1") is included for



dual termination designs – near-end and far-end. Internal termination is switched on by **TEN** control and its value may be calibrated from 20% to 10% deviation using **T_CAL<1:0>** parameter.

FI FOTDICAL CHARACTERISTICS

IP technology: TSMC 180nm CMOS.

IP status: pre-silicon verification.

Area: 0.06 mm².

| Donomotor | Symbol | Conditions | | Value | | | Unite |
|---|------------------|--|-------------|-------|------|------|-------|
| rarameter | | | | min | typ. | max | Units |
| Analog supply voltage | V _{DD} | - | | 3.0 | 3.3 | 3.6 | V |
| Operating temperature range | Tj | - | | -60 | +27 | +100 | °C |
| Differential output voltage | V _{OD} | $ V_{IOP}$ - $V_{ION} $, transmitter mode | X2I = "0" | 300 | 320 | 340 | mV |
| | | | X2I = "1" | 305 | 320 | 335 | mV |
| Output offset voltage | Vos | $ V_{OS} = V_{IOP} + V_{ION} /2$ | | 1.88 | 1.2 | 1.22 | V |
| Data rate | Fs | DDR mode | | - | 1.2 | - | Gbps |
| Rise time | t _{RT} | 20% to 80%, transmitter mode, $C_{LTX} =$ | | 132 | 134 | 154 | ps |
| Fall time | t _{FT} | 1pF | | 131 | 133 | 153 | ps |
| Differential time propagation delay | t _{PHL} | Transmitter mode, C _{LTX} = | High to low | 0.92 | 1.29 | 2.1 | ns |
| | t _{PLH} | 1pF | Low to high | 0.92 | 1.29 | 2.1 | ns |
| Total AC power | W _{AC} | Transmitter mode, EN_RX="0", F _s =600MHz | | 16.5 | 19.8 | 23 | mW |
| Clock jitter, rms | t _{RJ} | | | 256 | 375 | 665 | fs |
| Data jitter, deterministic | t _{DJ} | | | 0.3 | 1.9 | 3.2 | ps |
| Input voltage range (common-mode) | Vin | Receiving mode | | 0 | - | 2.4 | V |
| Input differential threshold | V _{th} | | | - | - | 100 | mV |
| Input impedance | Zin | - | | 90 | 100 | 110 | Ohm |
| Differential time propagation delay | t _{PHL} | Receiving mode, C _L =50fF, V _{ind} =100mV | High to low | 0.69 | 0.9 | 1.6 | ns |
| | t _{PLH} | | Low to high | 0.69 | 0.9 | 1.6 | ns |
| Clock signal duty cycle | S | Receiving mode, F _s =620MHz | | 46 | 50 | 54 | % |
| Total AC power | W _{AC} | Receiving mode, EN_TX="0", F _s =600MHz | | 6.3 | 7.6 | 9.3 | mW |
| Clock jitter, rms | t _{RJ} | Receiving mode, C _L =50fF, V _{ind} =100mV | | 0.59 | 0.85 | 3.3 | ps |
| Data jitter, deterministic | t _{DJ} | | | 2 | 4 | 80 | ps |
| OEN to output enable (Vos) ^[1] | TOE | Transmitter | | 5 | 7 | 10 | ns |
| OEN to output disable (V _{OS}) ^[2] | T _{OD} | | | 1.5 | 2 | 2.5 | ns |
| Stand-by current | I _{st} | - | | 0.9 | 1 | 12.5 | nA |

Notes: [1] Output recovery to voltage within the offset voltage range;

[2] Output drops out of the output offset voltage range.