


25MHz to 4.0GHz Fractional-N RC PLL Synthesizer OVERVIEW

Fractional-N Phase locked loop frequency synthesizer is intended for ASIC clock generation.

The Fractional-N PLL loop with 2GHz-4GHz VCO has high phase noise performance and ultra-fine frequency tuning step.

VCO Sub-band auto select (SAS) system allows to find automatically appropriate sub-band for VCO on locked PLL.

The block embeds reference current sources.



IP technology: TSMC 3nm N3P.

IP status: pre-silicon verified.

Silicon area: 0.01254mm² (108um x 115um)

ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units
			min	t	max	
Supply voltage	PLL_VDD	-	0.675	0.75	0.825	V
Operating temperature range	T _j	Junction	-40	27	125	°C
Output frequency	F _{out}	-	25	-	4000	MHz
Phase noise	LO _{PN}	F _{out} =4GHz	at 10MHz	-	-107	-
			at 100MHz	-	-127	-
			at 1GHz	-	-147	-
Output clock period jitter	J _{period}	-	-	0.6	-	ps
Reference frequency	F _{ref}	-	4.0	-	1600	MHz
Lock time	T _{lock}	-	-	50	-	us
Start-up time	T _{start}	-	-	3.1	-	ms
Output frequency fine tuning range	A	From center frequency	-1000	-	1000	ppm
LO duty cycle	LO _{DC}	-	45	-	55	%
Current consumption	I _{cc}	F _{out} =4GHz	-	3.0	5.0	mA
Shutdown current	I _{std}	-	-	15	900	uA
Reference signal - high level	V _{RefH}	CMOS	PLL_VDD-0.1	-	PLL_VDD	V
Reference signal - low level	V _{RefL}		0	-	0.1	