


100 - 1200MHz phase-locked loop

OVERVIEW

055TSMC\_PLL\_08 is a frequency synthesizer with a fractional division ratio and a quadrature output of the heterodyne signal intended for formation, stabilization and frequency modulation (in transmission mode) of the heterodyne signal in the two frequency ranges: 100-150MHz, 200-300MHz, 400-600MHz and 800-1200MHz, as well as for the formation of clock frequency signals from 1.74 to 52MHz. The block is designed to use a 52MHz signal from XTAL or TCXO as a reference frequency.  
 IP technology: TSMC CMOS 55nm.  
 IP status: silicon proven.  
 Silicon area: 1.94mm<sup>2</sup>.



ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Unit	
			min	typ.	max		
Supply voltage	V <sub>CC HV</sub>	-	2.25	2.5	2.75	V	
	V <sub>DCDC FB</sub>	-	1.0	-	1.4		
	V <sub>CC12</sub>	@PLL2G4 VCC12	1.08	1.2	1.32		
Operating temperature range	T <sub>j</sub>	-	-40	+25	+100	°C	
Current consumption	I <sub>DD RX</sub>	Receiving mode	-	-	2.5	mA	
	I <sub>DD TX</sub>	Transmission mode	-	-	2.5		
Current consumption in standby mode	I <sub>std</sub>	-	-	0.5	-	µA	
Reference oscillator frequency	F <sub>ref</sub>	-	-	52	-	MHz	
VCO frequency range	F <sub>VCO</sub>	-	1600	-	2400	MHz	
Operating frequency range	F	D1	100	-	150	MHz	
		D2	200	-	300		
		D3	400	-	600		
		D4	800	-	1200		
Minimum step of tuning the local oscillator frequency	ΔF	-	-	3	5	Hz	
Phase noise spectral density	PN	F = 868MHz	@10kHz	-	-105	-	dBc/Hz
			@100kHz	-	-110	-	
			@1MHz	-	-123	-	
Jitter value	J <sub>RMS</sub>	F = 868MHz	-	717	-	fs	
Input logic-high level	V <sub>IH</sub>	-	0.8*V <sub>CC12</sub>	-	V <sub>CC12</sub>	V	
Input logic-low level	V <sub>IL</sub>	-	0	-	0.4		
Output logic-high level	V <sub>OH</sub>	-	V <sub>CC12</sub> - 0.4	-	V <sub>CC12</sub>		
Output logic-low level	V <sub>OL</sub>	-	0	-	0.4		