

## 12 – 750 MHz phase-locked loop clock generator


### OVERVIEW

065TSMC\_PLL\_07 is an integer-N phase-locked loop frequency synthesizer (PLL) based on fully integrated 2 GHz LC-VCO with low gain and fine phase noise performance. It works with reference frequency from 25MHz XTAL oscillator or external signal source with frequency up to 500MHz. Phase-frequency divider compare frequency can be equal or 1,2,3...31 times lower than reference. VCO frequency N-divider has programmable coefficient of division with step 1 in range 4 to 2047. Phase-frequency detector has built-in analog and digital lock detector circuits. Charge pump scheme with ADC and adjustable output current allow compensation VCO gain variation within band and keep loop gain constant. Integrated low-pass loop filter has adjustable values of resistance and capacitance for tune loop and get best phase-noise performance. All of output clocks have 0.5 duty cycle value using duty cycle recovery circuit.

IP technology: TSMC CMOS 65nm.

IP status: silicon proven.

Area: 0.95mm<sup>2</sup>.



### ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Condition	Value			Units
			min	typ.	max	
Supply voltage	V <sub>DD_25</sub>	-	2.375	2.5	2.625	V
VCO control voltage	V <sub>CTRL</sub>	-	0.5	-	2.0	V
Internal regulated supply voltage	V <sub>DD_PLL</sub>	-	1.14	1.2	1.29	V
Temperature range	T <sub>j</sub>	-	-40	85	125	°C
VCO frequency range	F <sub>vco</sub>	Typical case	1850	-	2140	MHz
Internal reference frequency	F <sub>ref_int</sub>	-	-	25	-	MHz
External reference frequency	F <sub>ref_ext</sub>	-	25	-	500	MHz
Phase-detector frequency	F <sub>pfd</sub>	-	-	-	250	MHz
Phase noise	PN	F <sub>S</sub> = 500MHz	@10kHz	-	-97	dB/Hz
			@100kHz	-	-99	
			@1MHz	-	-124	
			@10MHz	-	-135	
Period jitter (rms)	J	F <sub>S</sub> = 500MHz	-	2	-	ps
Charge pump sink/source current value	I <sub>CP</sub>	-	20	-	320	uA
Standby current	I <sub>st</sub>	Without input signal	-	<1	-	uA
Internal loop filter R1 value	R1	-	5	-	82.5	kOhm
Internal loop filter C1 value	C1	-	24	-	768	pF
Internal loop filter C2 value	C2	-	3	-	96	pF
Fs frequency value	F <sub>S</sub>	Full voltage swing 45..55% duty cycle	107	-	750	MHz
Fxaui frequency value	FXAUI		50	-	750	MHz
Fclk frequency value	F <sub>CLK</sub>	Reduced voltage swing 45..55% duty cycle	12	-	750	MHz
Reference frequency divider ratio	R <sub>div</sub>	-	1	-	31	-
VCO frequency divider ratio	N <sub>div</sub>	-	4	-	2047	-
Input logic-high level	V <sub>IH</sub>	For digital inputs	0.8*V <sub>DD_25</sub>	-	V <sub>DD_25</sub>	V
Input logic-low level	V <sub>IL</sub>		0	-	0.2	V