


## 50MHz to 800MHz Integer-N Phase-Locked Loop

### OVERVIEW

065TSMC\_PLL\_10 is a integer-N synthesizer, which forms clock signal with frequency from 50 to 800 MHz. It consists of the ring VCO with frequency from 400 to 800 MHz, a programmable feedback divider, a low noise digital phase noise detector (PFD), a precision charge pump (CP) with internal loop filter, lock



detector (LD) and programmable clock divider to obtain a required output frequency. Output frequency is calculated by formula:  $F_{LO} = (F_{ref}*N)/(R*C)$ . Output signal is CMOS compatible.

IP technology: TSMC CMOS 65 nm.

IP status: silicon proven.

Area: 0.0088mm<sup>2</sup>.

### ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units
			min	typ.	max	
Supply voltage	V <sub>CC</sub>	-	1.1	1.2	1.3	V
Operating temperature range	T <sub>j</sub>	-	-40	27	85	°C
Output frequency	F <sub>out</sub>	-	50	-	800	MHz
LO duty cycle	LO <sub>DC</sub>	-	40	50	60	%
Phase noise	LO <sub>PN</sub>	at 1 MHz	-	-97	-	dBc/Hz
Reference current	I <sub>ref</sub>	Source from power	0.72	0.85	1.0	uA
Reference frequency	F <sub>ref</sub>	-	4	6	30	MHz
Ref_clk duty cycle	Ref_clk <sub>DC</sub>	-	40	50	60	%
VCO control voltage	V <sub>ctrl</sub>	-	0.2	-	1.0	V
Comparison frequency	F <sub>comp</sub>	-	4	-	15	MHz
Lock time	T <sub>lock</sub>	-	-	17	30	us
Lock detector accuracy	S <sub>err</sub>	-	15	20	25	ns
Lock detector frequency accuracy	F <sub>err</sub>	-	10	12	16	MHz
Lock monitoring period	MP	T <sub>comp</sub> = 1/F <sub>comp</sub>	-	32*T <sub>comp</sub>	-	us
Current consumption	I <sub>cc</sub>	F <sub>out</sub> = 400 MHz	160	210	250	uA
		F <sub>out</sub> = 800 MHz	350	410	450	
Current consumption in standby mode	I <sub>stb</sub>	-	-	0.03	2.7	uA
Reference signal - high level	V <sub>RefH</sub>	CMOS	0.8V <sub>cc</sub>	-	1.3	V
Reference signal - low level	V <sub>Refl</sub>		-0.1	-	0.2	
Input logic - high level	V <sub>IH</sub>	For digital inputs	0.8V <sub>cc</sub>	-	1.3	V
Input logic - low level	V <sub>IL</sub>		-0.1	-	0.2	