


## 5.8GHz Fractional-N PLL synthesizer

### OVERVIEW

130GF\_PLL\_02 is intended for SoC clock generation with support of BFSK modulation up to 4Mbps output data rate. PLL IP block embeds a reference 8MHz/16MHz/ 32MHz/64MHz XTAL oscillator, which is able to work as an input signal buffer in the same frequency range. The internal 5.725GHz-5.875GHz high frequency VCO provides both excellent phase noise performance and ultra-fine frequency tuning step.



Quadrature former is intended to generate differential output signals with phase shift 90°, coherent to input signal.

IP technology: GF 130nm CSOI.

IP status: pre-silicon verification.

Area: 1.98mm<sup>2</sup>.

### ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units	
			min	typ.	max		
Supply voltage	V <sub>PLL_VCC</sub>	–	1.14	1.2	1.26	V	
Operating temperature range	T <sub>j</sub>	–	0	+50	+100	°C	
Current consumption	I <sub>CC</sub>	@RX mode	-	23.8	-	mA	
		@TX mode	-	19.8	-		
XTAL frequency	F <sub>ref</sub>	-	16	-	64	MHz	
Operating frequency range	F <sub>VCO</sub>	-	5.725	-	5.875	GHz	
Output clock frequency range	F <sub>KDIV</sub>	PLL_XO_DIV_OUT, adjustable	-	0.5	-	MHz	
			-	1	-		
			-	2	-		
			-	4	-		
			-	8	-		
Buffer output frequency range	F <sub>out</sub>	@TX mode, PLL_VCO_OUTP	5.725	-	5.875	GHz	
		Sine wave, high-Z load	-20	-	-10	dBm	
Transmission bit rates	BR	Adjustable	-	0.5	-	Mbps	
			-	1	-		
			-	2	-		
			-	4	-		
Phase noise (1MHz loop BW).		TX mode: F = 5.8GHz, F <sub>ref</sub> = 32MHz, data rate 4Mbps	@10kHz	-	-89.4	-	dBc/Hz
			@100kHz	-	-90.7	-	
			@1MHz	-	-90.7	-	
			@10MHz	-	-98.8	-	
QF output frequency range	F <sub>out_QF</sub>	@RX mode, PLL_LO_* outputs	2.8625	-	2.9375	GHz	
Phase noise (120kHz loop BW).		RX mode: F = 5.8GHz, F <sub>ref</sub> = 32MHz	@10kHz	-	-95.1	-	dBc/Hz
			@100kHz	-	-94.2	-	
			@1MHz	-	-120.7	-	
			@10MHz	-	-134.9	-	
		RX mode, F <sub>VCO</sub> = 5.8GHz, F <sub>ref</sub> = 32MHz	-	0.8	1.2	ps	