

20 to 300 MHz integer-N frequency synthesizer


OVERVIEW

180SIL_PLL_01 is an integer-N PLL frequency synthesizer that generates a 20MHz to 300MHz output clock. The IP block uses 8MHz to 16MHz reference clock at **CKREF**. Build-in reference frequency detector indicates when reference frequency is too low.

IP technology: SiTerra CMOS18G.

IP status: silicon proven.

Area: 0.085mm².



ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units
			min	typ.	max	
Digital supply voltage	V _{DD}	-	1.6	1.8	2.0	V
Analog supply voltage	V _{DDA}	-	1.6	1.8	2.0	V
Supplies difference	ΔV _{DD}	V _{DDA} – V _{DD}	-0.1	0	0.1	V
Operating temperature range	T _j	-	-40	+27	+125	°C
Reference clock frequency	F _{CKREF}	-	8	-	16	MHz
Output clock frequency	F _{PLL_CLK}	-	20	-	300	MHz
Frequency step	ΔF _{PLL_CLK}	-	1	-	16	MHz
Settling time	T _{sw}	-	-	-	1	ms
Output clock duty cycle	D _{PLL_CLK}	-	43	-	57	%
Period jitter (peak-to-peak)	J _{PLL_CLK}	±3σ@F _{pll_clk} = 300MHz	-	-	400	ps
Current consumption	I _{CC}	-	-	-	2	mA
Standby current	I _{st}	-	-	-	3	uA
Input logic-level high	V _{IH}	For digital inputs	V _{DD} -0.2	-	2	V
Input logic-level low	V _{IL}		-0.2	-	0.2	V