


065TSMC_PMU_01

Power management unit (1.2 V output voltage, 945 nA output current)

OVERVIEW

065TSMC_PMU_01 is designed to supply embedded integrated circuits with stable and precise internal voltage and currents. It integrates power switch element, LDO, Bangap and Power On Reset block. PMU have controllable input voltage level and are complemented with VDD detectors to monitor the input voltage value. Two modes are available: full power mode and battery mode. If IO power voltage enable then LDO supply powered by 2.5V, if IO power voltage disable then LDO supply powered by battery power. The voltage regulator



consists of a differential amplifier which compares reference voltage with voltage from a feedback divider. It adjusts the impedance of a PMOS transistor for stabilization of output voltage at a set level. PMU have Power On Reset block which generate logic level signal to control LDO power supply.

IP technology: TSMC CMOS 65nm.

IP status: silicon proven.

Area: 0.094mm².

ELECTRICAL CHARACTERISTICS					
Symbol	Conditions	Value			Units
		min	typ.	max	Units
V_{DD}	-	2.25	2.5	2.75	V
V_{BAT}	Battery mode	0.9	-	1.6	V
T_j	-	-40	+27	+85	°C
V _{CC}	V _{DD} =2.5V, external capacitor 1uF	1.19	1.201	1.22	V
Iout	V _{DD} =2.5V	-	-	15	mA
V _{PWR_LDO}	V _{DD} rising	-	1.001	-	V
	V _{DD} falling	-	0.952	-	
I _{REF}	-	820	945	1103	nA
Ι	Full power mode	_	22	-	uA
	Battery mode				
I _{BAT}	Both modes are active	-	-	0.4	uA
	Symbol V _{DD} V _{BAT} Tj V _{CC} Iout V _{PWR_LDO} I _{REF} I	SymbolConditions V_{DD} - V_{BAT} Battery mode T_j Battery mode T_j - V_{CC} $V_{DD}=2.5V$, external capacitor 1uF I_{OUT} $V_{DD}=2.5V$ V_{PWR_LD0} V_{DD} rising I_{REF} - I_{REF} - I Full power mode $Battery mode$ -	SymbolConditionsmin V_{DD} -2.25 V_{BAT} Battery mode0.9 T_j 40 V_{CC} $V_{DD}=2.5V$, external capacitor 1uF1.19 I_{OUT} $V_{DD}=2.5V$, external capacitor 1uF- V_{PWR_LDO} V_{DD} rising- I_{REF} -820 I Full power mode- I Full power mode-	SymbolConditions $\overline{\text{min}}$ typ. V_{DD} - 2.25 2.5 V_{BAT} Battery mode 0.9 - T_j - -40 $+27$ V_{CC} $V_{DD}=2.5V$, external capacitor 1uF 1.19 1.201 I_{OUT} $V_{DD}=2.5V$, external capacitor 1uF 1.19 1.201 V_{PWR_LD0} V_{DD} rising V_{PWR_LD0} V_{DD} rising- 0.952 I_{REF} - 820 945 I $Full$ power mode- 22	Symbol Conditions min typ. max V_{DD} - 2.25 2.5 2.75 V_{BAT} Battery mode 0.9 - 1.6 T_j - -40 +27 +85 V_{CC} $V_{DD}=2.5V$, external capacitor 1uF 1.19 1.201 1.22 DUT $V_{DD}=2.5V$, external capacitor 1uF 1.19 1.201 1.22 $IOUT$ $V_{DD}=2.5V$, external capacitor 1uF 1.19 1.201 1.22 $IOUT$ $V_{DD}=2.5V$, external capacitor 1uF 1.19 1.201 1.22 $IOUT$ $V_{DD}=2.5V$ - - 15 V_{PWR_LDO} V_{DD} failing - 0.952 - I_{REF} - 820 945 1103 I Battery mode - 22 -

Note:

Full power mode: VBAT pin is not connected. Circuit is powered through VDD pin.

Battery mode: VDD pin supply voltage lower than 0.9V or not connected. Circuit is powered through VBAT pin.