

8-channel 8-bit voltage comparator

OVERVIEW

028TSMC_COMP_01 is a comparator that compares a reference voltage to an analog input voltage and contains 8 input channels with a programmable threshold, implemented using 8-bit digital-to-analog converter (DAC).

Conversion time is 25ns in worst case.


The block consists of input multiplexer 8:1, 8-bit DAC and 1-channel comparator.

The Comparator operates from analog VDDIO 3.3V/5.0V, VDD33 3.3V and digital voltage VDD09 0.9V. Bias currents should be delivered from an external source.

IP technology: TSMC 28nm eFlash.

IP status: pre-silicon verification.

Silicon area: 0.06mm².



ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Value			Units	
			min	typ.	max		
Analog supply voltage	V _{DDIO}	Option 5V	4.5	5.0	5.5	V	
		Option 3.3V	2.97	3.3	3.63		
Comparator supply voltage	V _{DD33}	-	2.97	3.3	3.63	V	
Digital supply voltage	V _{DD09}	-	0.81	0.9	0.99	V	
Temperature range	T _j	-	-40	+85	+150	°C	
Input clock frequency	F _{CLK}	-	0.1	-	80	MHz	
Operating clock frequency	F _{CLK_O}	-	0.1	2.5	10	MHz	
Analog input voltage range	V _{IN}	-	0.06*V _{DDIO}	-	V _{DDIO}	V	
Resolution threshold	N	-	-	8	-	bit	
Programming threshold	V _{TH}	-	0	-	V _{DDIO}	V	
Current consumption	I _{CC}	@VDDIO	Option 5V	-	0.28	0.30	mA
			Option 3.3V	-	0.26	0.30	
		@VDD33	-	0.05	0.05		
		@VDD09	-	3.16	24	uA	
Standby current consumption	I _{STB}	@VDDIO	Option 5V	-	4.3	387	nA
			Option 3.3V	-	2.5	387	
		@VDD33	-	0.05	8		
		@VDD09	-	80	20920		
Conversion/Response rising time	T _R	@V _{th} = from 8 to 248	25.2	-	25.9	ns	
Conversion/Response falling time	T _F	@V _{th} = from 8 to 248	25.2	-	25.8	ns	
Delay between input clock and output rising time	PD _r	@V _{th} = from 8 to 248	0.5	-	1.7	ns	
Delay between input clock and output falling time	PD _f	@V _{th} = from 8 to 248	0.5	-	1.4	ns	