
4-Channel GPS/GLONASS/Galileo/BeiDou/NavIC/QZSS L1/L2/L3/L5 band RF Front-End IC

1. OVERVIEW

NT1065 is a four-channel RF Front-End IC for the reception of Global Navigation Satellite System (GNSS) signals (GPS, GLONASS, Galileo, BeiDou, NavIC, QZSS) and also signals of satellite-based augmentation systems like OmniSTAR at all frequency bands in various combinations: L1, L2, L3, L5, E1, E5a, E5b, E6, B1, B2, B3. Galileo E5 band as well as BeiDou B1, B2, B3 (phase 3) band can be obtained as entire signal with two channels fed by the same LO and then restored in digital domain to true complex data. As a benefit one can discover wide possibilities of improving the positioning accuracy down to centimeter range without taking RTK technique. Each setting, including output signal frequency bandwidth, AGC options, mirror channel suppression option, etc., can be set for every channel individually. NT1065 includes two fully independent frequency synthesizers. Channel#1 and channel#2 are supplied with LO signal generated in PLL “A” while PLL “B” is assigned for channels #3 and #4. For specific applications there is an option to feed all four channels with single LO source from PLL “A”. This powerful toolkit is accompanied with very simple and easy-to-use register map. All the functionality allows application of NT1065 in high precision GNSS based positioning, goniometric, driverless car systems and related branches.

2. FEATURES

- Single conversion super heterodyne receiver
- Four independent configurable channels, each includes preamplifier, image rejection mixer, IF filter, IFA, 2-bit ADC
- Signal bandwidth up to 31MHz supports GNSS high precision codes such as P-code in GPS or wideband E5 Galileo
- Dual adoptable AGC system (RF + IF) or programmable gain
- High dynamic range with 1dB compression point more than -30dBm
- Analog differential output with two options of voltage swing 0.2/0.47Vp-p and 0.4/0.98Vp-p (sine wave/noise) or 2-bit ADC digital output data
- Two independent fully integrated synthesizers with flexible LO and CLK frequencies selection (“A” and “B”)
- Embedded temperature sensor
- SPI interface with easy-to-use register map
- Individual status indicators of main subsystems (available in SPI registers) and cumulative status indicator (AOK, available both as a separate pin and in SPI registers)
- 10x10mm QFN88 package

3. APPLICATIONS

- GNSS based positioning systems
- GNSS based goniometric systems
- In-vehicle navigation systems
- GNSS based driverless car systems
- Professional drones

4. DESCRIPTION

4.1 BLOCK DIAGRAM




Figure 4.1: NT1065 Block diagram

4.2 PINS DESCRIPTION




Figure 4.2: Pin configuration

Table 4.1: NT1065 pin description

#	Name	Description
1	GND	Ground
2	GND	Ground
3	RF2_GND	2 nd channel RF ground
4	RF2_GND	2 nd channel RF ground
5	RF2_IN	2 nd channel RF input (DC coupled)
6	RF2_GND	2 nd channel RF ground
7	RF2_VCC	2 nd channel “RF2” LDO output voltage 2.7V
8	MIX2_VCC	2 nd channel “MIX2” LDO output voltage 2.7V
9	RS_GND	Voltage and current reference source ground
10	PLLA_GND	PLL “A” ground
11	PLLA_VCC	PLL “A” LDO output voltage 2.7V
12	PLLB_VCC	PLL “B” LDO output voltage 2.7V
13	PLLB_GND	PLL “B” ground
14	REF_CUR	External high-precision resistor connection
15	MIX3_VCC	3 rd channel “MIX3” LDO output voltage 2.7V
16	RF3_VCC	3 rd channel “RF3” LDO output voltage 2.7V
17	RF3_GND	3 rd channel RF ground
18	RF3_IN	3 rd channel RF input (DC coupled)
19	RF3_GND	3 rd channel RF ground
20	RF3_GND	3 rd channel RF ground
21	GND	Ground
22	GND	Ground
23	GND	Ground
24	GND	Ground
25	RF4_GND	4 th channel RF ground
26	RF4_GND	4 th channel RF ground
27	RF4_IN	4 th channel RF input (DC coupled)
28	RF4_GND	4 th channel RF ground

#	Name	Description
29	RF4_VCC	4 th channel “RF4” LDO output voltage 2.7V
30	MIX4_VCC	4 th channel “MIX4” LDO output voltage 2.7V
31	RF4_GND	4 th channel RF ground
32	TEST	Test output; should be opened
33	RO_GND	Reference oscillator ground
34	REF_IN	Reference frequency (TCXO) input
35	RO_VCC	“RO” LDO output voltage 2.7V
36	3V_VCC	Supply voltage 3V
37	IFA4_GND	4 th channel IFA ground
38	IFA4_VCC	4 th channel “IFA4” LDO output voltage 2.7V
39	IFB4_GND	4 th channel IF buffer & ADC ground
40	IF4_OUTp/MAGN	4 th channel analog output – true; 2-bit ADC digital output data – MAGN
41	IF4_OUTn/SIGN	4 th channel analog output – complement; 2-bit ADC digital output data – SIGN
42	IFB4_VCC	4 th channel “IFB4” LDO output supply 2.7V
43	IFB4_GND	4 th channel IF buffer & ADC ground
44	GND	Ground
45	GND	Ground
46	IFB3_GND	3 rd channel IF buffer & ADC ground
47	IFB3_VCC	3 rd channel “IFB3” LDO output supply 2.7V
48	IF3_OUTn/SIGN	3 rd channel analog output – complement; 2-bit ADC digital output data – SIGN
49	IF3_OUTp/MAGN	3 rd channel analog output – true; 2-bit ADC digital output data – MAGN
50	IFB3_GND	3 rd channel IF buffer & ADC ground
51	IFA3_VCC	3 rd channel “IFA3” LDO output voltage 2.7V
52	IFA3_GND	3 rd channel IFA ground
53	CLK_GND	CLK management unit ground
54	CLK_VCC	“CLK” LDO output voltage 1.7V...VCC (Reg12<D4-D0> dependent)
55	CLK_OUT2	Clock frequency analog output – complement
56	CLK_OUT1	Clock frequency analog output – true; CMOS output
57	CLK_GND	CLK management unit ground
58	CLK_GND	CLK management unit ground
59	IFA2_GND	2 nd channel IFA ground
60	IFA2_VCC	2 nd channel “IFA2” LDO output voltage 2.7V
61	IFB2_GND	2 nd channel IF buffer & ADC ground
62	IF2_OUTp/MAGN	2 nd channel analog output – true; 2-bit ADC digital output data – MAGN
63	IF2_OUTn/SIGN	2 nd channel analog output – complement; 2-bit ADC digital output data – SIGN
64	IFB2_VCC	2 nd channel “IFB2” LDO output voltage 2.7V
65	IFB2_GND	2 nd channel IF buffer & ADC ground
66	GND	Ground
67	GND	Ground
68	IFB1_GND	1 st channel IF buffer & ADC ground
69	IFB1_VCC	1 st channel “IFB1” LDO output voltage 2.7V
70	IF1_OUTn/SIGN	1 st channel analog output – complement; 2-bit ADC digital output data – SIGN

#	Name	Description
71	IF1_OUTp/MAGN	1 st channel analog output – true; 2-bit ADC digital output data – MAGN
72	IFB1_GND	1 st channel IF buffer & ADC ground
73	IFA1_VCC	1 st channel “IFA1” LDO output voltage 2.7V
74	IFA1_GND	1 st channel IFA ground
75	CSN	SPI chip select (active low)
76	SCLK	SPI clock input
77	MOSI	SPI data input
78	MISO	SPI data output
79	AOK	Cumulative status indicator: “1” valid “0” fail
80	RF1_GND	1 st channel RF ground
81	MIX1_VCC	1 st channel “MIX1” LDO output voltage 2.7V
82	RF1_VCC	1 st channel “RF1” LDO output voltage 2.7V
83	RF1_GND	1 st channel RF ground
84	RF1_IN	1 st channel RF input (DC coupled)
85	RF1_GND	1 st channel RF ground
86	RF1_GND	1 st channel RF ground
87	GND	Ground
88	GND	Ground

4.3 APPLICATION SCHEMATIC




Figure 4.3: NT1065 Application schematic

Table 4.2: External component description

Component	Nominal value	Tolerance	Notes
C1*	1.2pF	±5%	Matching network capacitor for L1 band
	-- pF	-	Matching network capacitor for L2/L3/L5 band
C2	1µF	±20%	Supply voltage filter capacitor
C3	1µF	±20%	Supply voltage filter capacitor
C4	1µF	±20%	Supply voltage filter capacitor
C5	1µF	±20%	Supply voltage filter capacitor
C6	1µF	±20%	Supply voltage filter capacitor
C7	1µF	±20%	Supply voltage filter capacitor
C8*	1.2pF	±5%	Matching network capacitor for L1 band
	-- pF	-	Matching network capacitor for L2/L3/L5 band
C9*	1.2pF	±5%	Matching network capacitor for L1 band
	-- pF	-	Matching network capacitor for L2/L3/L5 band
C10	1µF	±20%	Supply voltage filter capacitor

Component	Nominal value	Tolerance	Notes
C11	1 μ F	$\pm 20\%$	Supply voltage filter capacitor
C12*	33pF	$\pm 20\%$	Blocking capacitor
C13	1 μ F	$\pm 20\%$	Supply voltage filter capacitor
C14	10nF	$\pm 20\%$	Supply voltage filter capacitor
C15	10 μ F	$\pm 20\%$	Supply voltage filter capacitor
C16	1 μ F	$\pm 20\%$	Supply voltage filter capacitor
C17	1 μ F	$\pm 20\%$	Supply voltage filter capacitor
C18	1 μ F	$\pm 20\%$	Supply voltage filter capacitor
C19	1 μ F	$\pm 20\%$	Supply voltage filter capacitor
C20	1 μ F	$\pm 20\%$	Supply voltage filter capacitor
C21	1 μ F	$\pm 20\%$	Supply voltage filter capacitor
C22	1 μ F	$\pm 20\%$	Supply voltage filter capacitor
C23	1 μ F	$\pm 20\%$	Supply voltage filter capacitor
C24	1 μ F	$\pm 20\%$	Supply voltage filter capacitor
C25	1 μ F	$\pm 20\%$	Supply voltage filter capacitor
C26	1 μ F	$\pm 20\%$	Supply voltage filter capacitor
C27*	1.2pF	$\pm 5\%$	Matching network capacitor for L1 band
	-- pF	-	Matching network capacitor for L2/L3/L5 band
L1*	8.2nH ($Q \geq 40$)	$\pm 2\%$	Matching network inductor for L1 band
	10nH ($Q \geq 40$)		Matching network inductor for L2/L3/L5 band
L2*	8.2nH ($Q \geq 40$)	$\pm 2\%$	Matching network inductor for L1 band
	10nH ($Q \geq 40$)		Matching network inductor for L2/L3/L5 band
L3*	8.2nH ($Q \geq 40$)	$\pm 2\%$	Matching network inductor for L1 band
	10nH ($Q \geq 40$)		Matching network inductor for L2/L3/L5 band
L4	120 Ω / 100MHz	$\pm 20\%$	Supply voltage filter inductor
L5*	8.2nH ($Q \geq 40$)	$\pm 2\%$	Matching network inductor for L1 band
	10nH ($Q \geq 40$)		Matching network inductor for L2/L3/L5 band
R1	61.9kOhm	$\pm 1\%$	High precision resistor
R2*	200Ohm	$\pm 5\%$	Load resistor if analog differential output
	--Ohm	-	DNP if 2-bit ADC output
R3*	200Ohm	$\pm 5\%$	Load resistor if analog differential output
	--Ohm	-	DNP if 2-bit ADC output
R4*	200Ohm	$\pm 5\%$	Load resistor if analog differential output
	--Ohm	-	DNP if 2-bit ADC output
R5*	200Ohm	$\pm 5\%$	Load resistor if analog differential output
	--Ohm	-	DNP if 2-bit ADC output

Note:

* – defined depending on PCB construction and purpose

4.4 SERIAL INTERFACE DESCRIPTION

4.4.1 PROTOCOL DESCRIPTION

NT1065 can be configured with standard 4-wire SPI. In addition special pin "AOK" (cumulative status indicator) for unexpected system failure tracking is available.

User register map is split up into five parts according to functionality:

- System Info
- General settings and status
- CLK settings
- Channel settings and status (separate for each channel)
- PLL settings and status (separate for each PLL)

Available settings and statuses are listed in subsection 4.4.2.

4.4.1.1 GENERAL DESCRIPTION

Serial interface is used to read and change NT1065 data register information. It is intended for status monitoring, mode configuration and parameter adjustment.

Serial interface uses 4 pin for communication:

- CSN – serial interface enable chip select signal (low active)
- MISO – serial interface output data
- MOSI – serial interface input data
- SCLK – serial interface clock (low when idle)




Figure 4.4: Serial interface structure

Standard information packet (command) consists of two bytes. The first byte is command/address, second – data byte. Data format is always a bit sequence from first MSB to last LSB. All data transfers are framed by CSN signal, which must be low for any data transfer. In "idle" state, when CSN is high, SCLK, MOSI and MISO pins are blocked and don't respond to external signals. At the beginning of any data transfer (falling CSN edge) SCLK must be low.

4.4.1.2 WRITING TO REGISTER




Figure 4.5: Individual register writing

Single write reading is shown in Figure 4.5. Communication is initialized by setting Chip Select (CSN) pin low. Bytes are transmitted MSB first. Data are clocked into the NT1065, through the MOSI pin, on the rising edges of SCLK. The first bit of a command/address byte is a read/write attribute: read operation is defined by logic "1" and write operation is defined by logic "0". Bits A6...A0 represent the address of the register to be read or written. Second byte (D7...D0 bits) is data written to the given address register. After the 16th rising SCLK edge and turn-off CSN hold time CSN goes high, disabling the interface.

4.4.1.3 READING FROM REGISTER




Figure 4.6: Single register reading

Single register reading is similar to writing. First byte is command byte. Read attribute is logic "1" and A6-A0 bits specify address of register to be read. Data are clocked out the NT1065, through the MISO pin, on the falling edges of SCLK. Output data should be clocked on rising SCLK edges of external SPI master. Bytes are transmitted MSB first. After sending data byte CSN goes high, disabling the interface.

4.4.1.4 BURST DATA TRANSFER

The NT1065 has a SPI burst-mode data transfer. Unlike single data transfer CSN is continue to be "low" after LSB of data byte. Next bit after LSB is a write/read attribute. CSN goes high to stop burst data transfer. Direction of data transfer can be changed an infinite number of times during burst data transfer. See examples below, please.




Figure 4.7: Burst data writing




Figure 4.8: Burst data reading




Figure 4.9: Burst data writing and reading

4.4.1.5 TIMING DIAGRAM




Figure 4.10: SPI timing diagram

Table 4.3: SPI timing

Parameter description	Symbol	Condition	Value			Unit
			min	typ.	max	
SCLK frequency	fclk	-	-	-	40	MHz
SCLK high and low time	tch	$1/fclk = (tch+tcl)$	8	-	12	ns
	tcl					
Duty cycle	D	-	40	-	60	%
CSN setup time before SCLK	t_{s_csn}	-	8	-	-	ns
CSN hold time	t_{th_csn}	-	4	-	-	ns
Data set up time	t_{sud}	-	10	-	-	ns
Data hold time	t_{thd}	-	3	-	-	ns
Switch from Z-state time	t_{swfrZ}	Load 20 pF	-	-	10	ns
Output data hold time	t_{hdout}	Load 20 pF	2.8	-	-	ns
Output data valid time	t_{vdout}	Load 20 pF	-	-	10	ns
Switch to Z-state time	t_{sw2z}	Load 20 pF	3	-	8	ns

4.4.2 PROGRAMMABLE REGISTERS

4.4.2.1 SYSTEM INFO

- ID number, release

Bit number	Name	Description	Default
Reg0, 0x00			
D7-D0	ID<12:5>	Technical information. Chip number. (0010000101001) _{dec} = 1065	"00100001"
Reg1, 0x01			
D7-D3	ID<4:0>	Continue. Refer to Reg0<D7-D0>	"01001"
D2-D0	Release<2:0>	Technical information. Chip version. (010) _{dec} =2	"010"

4.4.2.2 GENERAL SETTINGS AND STATUS

- Mode (standby, synthesizer only, active)
- TCXO frequency setting (10MHz, 24.84MHz). If other frequency is used, please, contact to NTLab for a solution.
- LO source (PLL "A" for channels#1&2 + PLL "B" for channels#3&4; PLL "A" for all channels)
- LPF auto-calibration system execute and status
- Channel# to be monitored for status (ch#1, ch#2, ch#3, ch#4)
- Temperature measurement mode (single, continuous)
- Temperature measurement system execute
- AOK indicator configuration
- General Status (AOK, temperature)
- Selected channel status (RF AGC indicator, RF Gain, IF Gain)

Bit number	Name	Description	Default
Reg2, 0x02			
D7-D2	Unused	Unused	"000000"
D1-D0	Mode<1:0>	IC mode: "00" standby "01" PLL "A" only "10" PLL "A" only "11" active As register bits are writable in any mode, exclude any configuration change in "standby" mode to return in last configured "active" mode	"11"
Reg3, 0x03			
D7-D2	Unused	Unused	"000000"
D1	TCXO_sel	TCXO frequency setting. If other frequency is used, please, contact to NTLab for a solution: "0" 10.0 MHz "1" 24.84 MHz	"0"
D0	LO_Source	LO source: "0" PLL "A" for all channels "1" PLL "A" for channels#1&2, PLL "B" for channels#3&4	"1"
Reg4, 0x04			
D7-D2	Unused	Unused	"000000"
D1	LPF_ACS_S	LPF auto-calibration system status: "0" error "1" completed successfully	-

Bit number	Name	Description	Default
D0	LPF_EXE	LPF auto-calibration system execute (duration is about 15 ms and it automatically resets to "0" when finished): "0" finished "1" start	"1"
Reg5, 0x05			
D7-D6	Unused	Unused	"00"
D5-D4	Ch_StNumSel<1:0>	Channel to be monitored for status: "00" channel#1 "01" channel#2 "10" channel#3 "11" channel#4	"00"
D3-D2	Unused	Unused	"00"
D1	TS_MD	Temperature measurement mode: "0" single "1" continuous	"0"
D0	TS_EXE	Temperature measurement system execute (duration is up to 17 ms and it automatically resets to "0" when finished): "0" finished "1" start	"0"
Reg6, 0x06			
D7-D5	Unused	Unused	"000"
D4	LPF_ACS_AOK	LPF auto-calibration system status as AOK's component: "0" forbidden "1" permitted	"1"
D3	PLL_LI_AOK	PLL "A" & "B" (if enabled) lock indicator as AOK's components: "0" forbidden "1" permitted	"1"
D2	PLL_VCO_AOK	PLL "A" & "B" (if enabled) VCO input voltage comparator status as AOK's component: "0" forbidden "1" permitted	"1"
D1	RF_AGC_AOK	RF AGC indicators (all enabled channels) as AOK's components: "0" forbidden "1" permitted	"0"
D0	StdBy_AOK	IC standby mode as AOK's component (forces AOK to "0" in standby mode): "0" forbidden "1" permitted	"1"
Reg7, 0x07			
D7-D5	Unused	Unused	"000"
D4	AOK	Cumulative status indicator: "0" fail "1" valid	-
D3-D2	Unused	Unused	"00"
D1-D0	TS_code<9:8>	Temperature sensor indicator: "0000000000" not valid range ... "0110010100" not valid range "0110010101" +125 °C ... $Temp = 417.2 - 0.722 * (TS_code < 9 : 0 >)_dec$... "1001111001" -40 °C "1001111010" not valid range ... "1111111111" not valid range	-

Bit number	Name	Description	Default
Reg8, 0x08			
D7-D0	TS_code<7:0>	Continue. Refer to Reg7<D1-D0>	-
Reg9, 0x09			
D7-D6	Unused	Unused	"00"
D5-D4	RF_AGC_Down	RF AGC indicator (refer to Reg5<D5-D4> for channel selection): "00" input signal power is within regulating range "01" input signal power is lower than threshold	-
	RF_AGC_Up	"10" input signal power is higher than regulating range "11" impossible state or RF AGC system is damaged	
D3-D0	RF_GainSt<3:0>	RF gain value (refer to Reg5<D5-D4> for channel selection) "0000" 12 dB ... with step of 0.95 dB "1111" 26.5 dB	-
Reg10, 0x0A			
D7-D5	Unused	Unused	"000"
D4-D0	IFA_GainSt<4:0>	IFA gain value at T = +25 °C (refer to Reg5<D5-D4> for channel selection): "00000" -0.5 dB ... "00011" 10.5 dB ... "00111" 22.7 dB ... "01010" 31.5 dB ... "01110" 41.0 dB ... "10001" 50.7 dB ... "10101" 61.0 dB ... "10111" 63.5 dB "11000" not valid range ... not valid range "11111" not valid range	-

4.4.2.3 CLK SETTINGS

- CLK C divider ratio (:8, :9 ... :31)
- CLK frequency source (PLL "A", PLL "B")
- CLK type (LVDS, CMOS)
- CLK amplitude (230mV, 340mV, 450mV, 560mV if "LVDS" type; 1.8V, 2.4V, 2.7V, VCC if "CMOS" type)
- CLK output DC level if "LVDS" type (1.5V, 2.1V, 2.4V, 2.7V)

Bit number	Name	Description	Default
Reg11, 0x0B			
D7-D5	Unused	Unused	"000"
D4-D0	CDIV_R<4:0>	CLK C divider ratio: "01000" 8 ... with step of 1 "11111" 31	"01111"

Bit number	Name	Description	Default										
Reg12, 0x0C													
D7-D6	Unused	Unused	"00"										
D5	CLK_Source	CLK frequency source: "0" from PLL "A" "1" from PLL "B"	"0"										
D4	CLK_TP	CLK type: "0" CMOS "1" LVDS	"1"										
D3-D2	CLK_CC<1:0>	CLK amplitude with R_{load} / without R_{load} if "LVDS" type (V_{pp}): "00" 0.23 / 0.46V "01" 0.34 / 0.69 V "10" 0.45 / 0.92 V "11" 0.56 / 1.13 V	"10"										
D1-D0	CLK_OL<1:0>	<table border="1"> <thead> <tr> <th>CLK amplitude if "CMOS" type (refer to Reg12<D4>)</th> <th>CLK output DC level if "LVDS" type (refer to Reg12<D4>)</th> </tr> </thead> <tbody> <tr> <td>"00" 1.8 V</td> <td>"00" $(1.8 - 0.55 \cdot V_{pp})$ V</td> </tr> <tr> <td>"01" 2.4 V</td> <td>"01" $(2.4 - 0.55 \cdot V_{pp})$ V</td> </tr> <tr> <td>"10" 2.7 V</td> <td>"10" $(2.7 - 0.55 \cdot V_{pp})$ V</td> </tr> <tr> <td>"11" external (VCC)</td> <td>"11" $(VCC - 0.55 \cdot V_{pp})$ V</td> </tr> </tbody> </table>	CLK amplitude if "CMOS" type (refer to Reg12<D4>)	CLK output DC level if "LVDS" type (refer to Reg12<D4>)	"00" 1.8 V	"00" $(1.8 - 0.55 \cdot V_{pp})$ V	"01" 2.4 V	"01" $(2.4 - 0.55 \cdot V_{pp})$ V	"10" 2.7 V	"10" $(2.7 - 0.55 \cdot V_{pp})$ V	"11" external (VCC)	"11" $(VCC - 0.55 \cdot V_{pp})$ V	"00"
CLK amplitude if "CMOS" type (refer to Reg12<D4>)	CLK output DC level if "LVDS" type (refer to Reg12<D4>)												
"00" 1.8 V	"00" $(1.8 - 0.55 \cdot V_{pp})$ V												
"01" 2.4 V	"01" $(2.4 - 0.55 \cdot V_{pp})$ V												
"10" 2.7 V	"10" $(2.7 - 0.55 \cdot V_{pp})$ V												
"11" external (VCC)	"11" $(VCC - 0.55 \cdot V_{pp})$ V												

4.4.2.4 CHANNEL SETTINGS

- Channel enable
- Channel GNSS (LSB or USB)
- IF pass band (7bits, 15.0MHz – 31.0MHz)
- Output data interface (analog differential output, 2-bit ADC output)
- IFA output DC level (1.55V, 1.75V, 1.90V, 2V)
- RF GC mode (manual, auto)
- IFA GC mode (manual, auto)
- RF AGC thresholds (3 bits for upper threshold, 3 bits for lower threshold)
- IF AGC threshold (200mV, 400mV)
- RF gain in manual mode (4 bits)
- IF gain in manual mode (10 bits)
- Channel output load 200 Ohm external resistor (yes, no)
- ADC output logic-level high (1.8V, 2.4V, 2.7V, VCC)
- ADC type (asynchronous, clocked by rising edge, clocked by falling edge)

Bit number	Name	Description	Default
Channel#1 Reg13, 0x0D / Channel#2 Reg20, 0x14 / Channel#3 Reg27, 0x1B / Channel#4 Reg34, 0x22			
D7-D2	Unused	Unused	"000000"
D1	Ch#_LSB	Channel# GNSS: "0" USB (upper side band) "1" LSB (lower side band)	Ch#1&4 "1" Ch#2&3 "0"
D0	Ch#_EN	Channel# enable: "0" disabled "1" enabled	"1"

Bit number	Name	Description	Default
Channel#1 Reg14, 0x0E / Channel#2 Reg21, 0x15 / Channel#3 Reg28, 0x1C / Channel#4 Reg35, 0x23			
D7	Unused	Unused	"0"
D6-D0	LPF_code#<6:0>	IF pass band: "000000" 11.22 MHz not guaranteed range ... "0010101" 14.83 MHz not guaranteed range "0010110" 15.12 MHz "0011000" 15.69 MHz ... "0011011" 16.59 MHz ... "0011110" 17.60 MHz ... "0100001" 18.33 MHz ... "0100100" 19.36 MHz ... "0100111" 20.31 MHz ... "0101010" 21.13 MHz ... "0101101" 21.92 MHz ... "0110000" 22.89 MHz ... "0110011" 23.82 MHz ... "0110110" 24.94 MHz ... "0111001" 25.45 MHz ... "0111100" 26.50 MHz ... "0111111" 27.38 MHz ... "1000010" 28.31 MHz ... "1000101" 29.02 MHz ... "1001000" 29.64 MHz ... "1001011" 30.47 MHz ... "1001101" 31.19 MHz "1001110" 31.55 MHz not guaranteed range ... "1111111" 43.41 MHz not guaranteed range	Ch#1 "1010010" Ch#2 "1001000" Ch#3 "0111110" Ch#4 "0100000"
Channel#1 Reg15, 0x0F / Channel#2 Reg22, 0x16 / Channel#3 Reg29, 0x1D / Channel#4 Reg36, 0x24			
D7	Unused	Unused	"0"
D6	IFA#_AmpLvl	IF AGC threshold (w.r.t. sinewave signal): "0" 200 mV "1" 400 mV	"0"
D5	IFA#_ResLoad	Channel output load 200 Ohm external resistor: "0" not mounted "1" mounted	"1"

Bit number	Name	Description	Default
D4	RF#_AGC_MD	RF GC mode: "0" manual gain adjustment (refer to RF#_Gain<3:0> to set gain) "1" automatic gain control (refer to RF#_AGC_UB<2:0> and RF#_AGC_LB<2:0> to set thresholds)	"0"
D3	IFA#_AGC_MD	IFA GC mode: "0" manual gain adjustment (refer to IFA#_ManGC<4:0> and IFA#_Gain<4:0> to set gain) "1" automatic gain control	"1"
D2-D1	IFA#_OP<1:0>	IFA output DC level (if IFA#_OT = "0"): "00" 1.55 V "01" 1.75 V "10" 1.90 V "11" 2.00 V	"01"
D0	IFA#_OT	Output data interface: "0" analog differential output "1" 2-bit ADC output (CMOS)	"0"
Channel#1 Reg16, 0x10 / Channel#2 Reg23, 0x17 / Channel#3 Reg30, 0x1E / Channel#4 Reg37, 0x25			
D7	Unused	Unused	"0"
D6-D4	RF#_AGC_UB<2:0>	RF AGC upper threshold (w.r.t. sinewave signal input power): "000" -47 dBm "001" -45 dBm "010" -43 dBm "011" -42 dBm "100" -41 dBm "101" -40 dBm "110" not valid range "111" not valid range	"011"
D3	Unused	Unused	"0"
D2-D0	RF#_AGC_LB<2:0>	RF AGC lower threshold (w.r.t. sinewave signal input power): "000" not valid range "001" not valid range "010" not valid range "011" -49 dBm "100" -46 dBm "101" -45 dBm "110" -43 dBm "111" -42 dBm	"100"
Channel#1 Reg17, 0x11 / Channel#2 Reg24, 0x18 / Channel#3 Reg31, 0x1F / Channel#4 Reg38, 0x26			
D7-D4	RF#_Gain<3:0>	RF gain in manual mode (if RF#_AGC_MD = "0"): "0000" 12 dB ... with step of 0.95 dB "1111" 26.5 dB	"1111"
D3-D2	Unused	Unused	"00"

Bit number	Name	Description	Default																																																																																																
D1-D0	IFA#_ManGC<4:3>	IFA coarse gain value in manual mode (IFA#_AGC_MD = "0"): "0000" -0.5 dB "0001" 10.5 dB "0011" 22.7 dB "0101" 31.5 dB "0110" 41.0 dB "10001" 50.7 dB "10101" 61.0 dB "10111" 63.5 dB "11000" not valid range ... not valid range "11111" not valid range	"01"																																																																																																
Channel#1 Reg18, 0x12 / Channel#2 Reg25, 0x19 / Channel#3 Reg32, 0x20 / Channel#4 Reg39, 0x27																																																																																																			
D7-D5	IFA#_ManGC<2:0>	Continue. Refer to Reg17<D1-D0>	"111"																																																																																																
D4-D0	IFA#_Gain<4:0>	<table border="0"> <tr> <td>IFA fine gain value in manual mode (if IFA#_AGC_MD = "0"):</td> <td></td> <td>IF AGC digital detector threshold w.r.t. sinewave signal (if IFA#_AGC_MD = "1") & (IFA#_OT = "1"):</td> <td></td> </tr> <tr> <td>"00000"</td> <td>-0.35 dB</td> <td>"00000"</td> <td>0.2%</td> </tr> <tr> <td>...</td> <td>...</td> <td>...</td> <td>...</td> </tr> <tr> <td>"00111"</td> <td>-0.35 dB</td> <td>"00100"</td> <td>15.1%</td> </tr> <tr> <td>"01000"</td> <td>-0.30 dB</td> <td>...</td> <td>...</td> </tr> <tr> <td>"01001"</td> <td>-0.10 dB</td> <td>"01001"</td> <td>27.8%</td> </tr> <tr> <td>"01010"</td> <td>0.30 dB</td> <td>"01010"</td> <td>30.3%</td> </tr> <tr> <td>"01011"</td> <td>0.90 dB</td> <td>"01011"</td> <td>32.4%</td> </tr> <tr> <td>"01100"</td> <td>1.70 dB</td> <td>"01100"</td> <td>34.5%</td> </tr> <tr> <td>"01101"</td> <td>2.40 dB</td> <td>"01111"</td> <td>41.0%</td> </tr> <tr> <td>"01110"</td> <td>3.00 dB</td> <td>"10000"</td> <td>43.2%</td> </tr> <tr> <td>"01111"</td> <td>3.40 dB</td> <td>...</td> <td>...</td> </tr> <tr> <td>"10000"</td> <td>3.80 dB</td> <td>"10011"</td> <td>49.8%</td> </tr> <tr> <td>"10001"</td> <td>4.10 dB</td> <td>...</td> <td>...</td> </tr> <tr> <td>"10010"</td> <td>4.40 dB</td> <td>"11000"</td> <td>60.8%</td> </tr> <tr> <td>"10011"</td> <td>4.55 dB</td> <td>"11001"</td> <td>not valid range</td> </tr> <tr> <td>"10100"</td> <td>4.70 dB</td> <td>...</td> <td>not valid range</td> </tr> <tr> <td>"10101"</td> <td>4.80 dB</td> <td>"11111"</td> <td>not valid range</td> </tr> <tr> <td>"10110"</td> <td>4.90 dB</td> <td></td> <td></td> </tr> <tr> <td>"10111"</td> <td>5.00 dB</td> <td></td> <td></td> </tr> <tr> <td>"11000"</td> <td>5.05 dB</td> <td></td> <td></td> </tr> <tr> <td>"11001"</td> <td>5.10 dB</td> <td></td> <td></td> </tr> <tr> <td>...</td> <td>...</td> <td></td> <td></td> </tr> <tr> <td>"11111"</td> <td>5.10 dB</td> <td></td> <td></td> </tr> </table>	IFA fine gain value in manual mode (if IFA#_AGC_MD = "0"):		IF AGC digital detector threshold w.r.t. sinewave signal (if IFA#_AGC_MD = "1") & (IFA#_OT = "1"):		"00000"	-0.35 dB	"00000"	0.2%	"00111"	-0.35 dB	"00100"	15.1%	"01000"	-0.30 dB	"01001"	-0.10 dB	"01001"	27.8%	"01010"	0.30 dB	"01010"	30.3%	"01011"	0.90 dB	"01011"	32.4%	"01100"	1.70 dB	"01100"	34.5%	"01101"	2.40 dB	"01111"	41.0%	"01110"	3.00 dB	"10000"	43.2%	"01111"	3.40 dB	"10000"	3.80 dB	"10011"	49.8%	"10001"	4.10 dB	"10010"	4.40 dB	"11000"	60.8%	"10011"	4.55 dB	"11001"	not valid range	"10100"	4.70 dB	...	not valid range	"10101"	4.80 dB	"11111"	not valid range	"10110"	4.90 dB			"10111"	5.00 dB			"11000"	5.05 dB			"11001"	5.10 dB					"11111"	5.10 dB			"01010"
IFA fine gain value in manual mode (if IFA#_AGC_MD = "0"):		IF AGC digital detector threshold w.r.t. sinewave signal (if IFA#_AGC_MD = "1") & (IFA#_OT = "1"):																																																																																																	
"00000"	-0.35 dB	"00000"	0.2%																																																																																																
...																																																																																																
"00111"	-0.35 dB	"00100"	15.1%																																																																																																
"01000"	-0.30 dB																																																																																																
"01001"	-0.10 dB	"01001"	27.8%																																																																																																
"01010"	0.30 dB	"01010"	30.3%																																																																																																
"01011"	0.90 dB	"01011"	32.4%																																																																																																
"01100"	1.70 dB	"01100"	34.5%																																																																																																
"01101"	2.40 dB	"01111"	41.0%																																																																																																
"01110"	3.00 dB	"10000"	43.2%																																																																																																
"01111"	3.40 dB																																																																																																
"10000"	3.80 dB	"10011"	49.8%																																																																																																
"10001"	4.10 dB																																																																																																
"10010"	4.40 dB	"11000"	60.8%																																																																																																
"10011"	4.55 dB	"11001"	not valid range																																																																																																
"10100"	4.70 dB	...	not valid range																																																																																																
"10101"	4.80 dB	"11111"	not valid range																																																																																																
"10110"	4.90 dB																																																																																																		
"10111"	5.00 dB																																																																																																		
"11000"	5.05 dB																																																																																																		
"11001"	5.10 dB																																																																																																		
...	...																																																																																																		
"11111"	5.10 dB																																																																																																		
Channel#1 Reg19, 0x13 / Channel#2 Reg26, 0x1A / Channel#3 Reg33, 0x21 / Channel#4 Reg40, 0x28																																																																																																			
D7-D4	Unused	Unused	"0000"																																																																																																
D3-D2	IFA#_ADC_Clk<1:0>	ADC type: "00" asynchronous "01" asynchronous "10" clocked by rising edge "11" clocked by falling edge	"10"																																																																																																
D1-D0	IFA#_ADC_OL<1:0>	ADC output logic-level high (if IFA#_OT<D0> = "1"): "00" 1.8 V "01" 2.4 V "10" 2.7 V "11" external (VCC)	"10"																																																																																																

4.4.2.5 PLL SETTINGS AND STATUS

- PLL enable
- Frequency band (L1 or L2/L3/L5)
- N divider ratio (N<8:0>)
- R divider ratio (R<3:0>)
- PLL tuning system execute
- Status (VCO input voltage comparator, Lock indicator)

Bit number	Name	Description	Default
PLL "A" Reg41, 0x29 / PLL "B" Reg45, 0x2D			
D7-D2	Unused	Unused	"000000"
D1	PLL_#_Band	PLL# frequency band: "0" L2/L3/L5 "1" L1	PLL "A" "1" PLL "B" "0"
D0	PLL_#_EN	PLL# enable: "0" disabled "1" enabled	"1"
PLL "A" Reg42, 0x2A / PLL "B" Reg46, 0x2E			
D7-D0	NDiv_R_#<8:1>	PLL# N divider ratio: "000110000" 48 ... with step of 1 "111111111" 511	PLL "A" "010011111" PLL "B" "011110111"
PLL "A" Reg43, 0x2B / PLL "B" Reg47, 0x2F			
D7	NDiv_R_#<0>	Continue. Refer to Reg42<D7-D0> / Reg46<D7-D0>	"1"
D6-D3	RDiv_R_#<3:0>	PLL# R divider ratio: "0001" 1 ... with step of 1 "1111" 15	PLL "A" "0001" PLL "B" "0010"
D2-D1	Unused	Unused	"00"
D0	PLL_EXE_#	PLL# tuning system execute: "0" finished "1" start (reset to "0" automatically when finished)	"1"
PLL "A" Reg44, 0x2C / PLL "B" Reg48, 0x30			
D7-D3	Unused	Unused	"00000"
D2-D1	Vco#_CVL	VCO input voltage indication: "00" valid "01" upper threshold exceeded (oscillation frequency is too low) "10" lower threshold exceeded (oscillation frequency is too high) "11" unused	-
	Vco#_CVH		
D0	PLL_LI_#	PLL# lock indicator: "0" not locked "1" locked	-

5. OPERATING CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Supply voltage	-0.3...+3.6 V
Maximum input signal level	+10 dBm
Input pin voltage:	
▪ pins 5, 14, 18, 27, 34, 40, 41, 48, 49, 55, 56, 62, 63, 70, 71, 84	-0.3... +1.5V
▪ except pins 5, 14, 18, 27, 34, 40, 41, 48, 49, 55, 56, 62, 63, 70, 71, 84	-0.3... +3.6V
Storage temperature	-55...+125 °C
Soldering temperature	+260 °C
Electrostatic discharge rating (JESD78D Class II, Level A):	
▪ HBM (pins 5, 18, 27, 84)	0.5 kV
▪ HBM (pins 14, 32, 34, 40, 41, 48, 49, 55, 56, 62, 63, 70, 71, 75-79)	1 kV
▪ HBM (except pins 5, 14, 18, 27, 32, 34, 40, 41, 48, 49, 55, 56, 62, 63, 70, 71, 75-79, 84)	2 kV

5.1 DC ELECTRICAL CHARACTERISTICS

The values of electrical characteristics are specified for $V_{cc} = 2.85\text{ V to }3.3\text{ V}$, $T_A = -40\text{...}+85\text{ °C}$. Typical values are at $V_{cc} = 3.0\text{ V}$, $T_A = +25\text{ °C}$, unless otherwise specified.

Parameter	Symbol	Condition	Value			Unit	
			min	typ.	max		
Supply voltage	V_{cc}	-	2.85	3.0	3.3	V	
Current consumption	I_{cc}	Mode 1.1 /Mode 1.2	-	36.0/32.5	-	mA	
		Mode 2.1 /Mode 2.2	-	55.5/49.0	-		
		Mode 3.1 /Mode 3.2	-	63.0/56.0	-		
		Mode 4.1 /Mode 4.2	-	95.0/83.5	-		
		Mode 5.1 /Mode 5.2	-	102.0/88.5	-		
		Shutdown mode	-	0.8	3.5	uA	
Input logic-level low	V_{IL}	-	0	-	0.3	V	
Input logic-level high	V_{IH}	-	$V_{cc}-0.3$	-	V_{cc}	V	
Output logic-level low	V_{OL}	$I_{LOAD} = 100\mu\text{A}$	0	-	0.3	V	
Output logic-level high	V_{OH}	$I_{LOAD} = 100\mu\text{A}$	$V_{cc}-0.3$	-	V_{cc}	V	
Output logic-level high (ADC output)	V_{OH_ADC}	$I_{LOAD} = 0\text{mA}/2\text{mA}$	Preset 1	-	1.8/1.7	-	V
			Preset 2	-	2.4/2.3	-	
			Preset 3	-	2.7/2.6	-	
			Preset 4	-	$V_{cc}/V_{cc}-0.2$	-	
Output logic-level low (ADC output)	V_{OL_ADC}	$I_{LOAD} = 2\text{mA}$	0	-	0.4	V	
IFA output DC level	V_{DC_IFA}	Preset 1	-	1.56	-	V	
		Preset 2	-	1.75	-		
		Preset 3	-	1.86	-		
		Preset 4	-	2.04	-		
IFA output DC level offset	ΔV_{DC_IFA}	-	-	± 2	-	mV	
Clock output DC level	V_{DC_CLK}	Note 1	Preset 1	-	1.57	-	V
			Preset 2	-	2.17	-	
			Preset 3	-	2.45	-	
			Preset 4	-	2.63	-	
Die temperature measurement range	T_j	-	-40	25	+125	°C	
Die temperature measurement accuracy	ΔT_j	-	-	± 5	-	°C	

Modes:

1. 1 channel (L1 or L2/L3/L5 band @ PLL "A")
2. 2 channels (2 L1 band or 2 L2/L3/L5 band @ PLL "A")
3. 2 channels (1 L1 band @ PLL "A" + 1 L2/L3/L5 band @ PLL "B")
4. 4 channels (4 L1 or L2/L3/L5 band @ PLL "A")
5. 4 channels (2 L1 band @ PLL "A" + 2 L2/L3/L5 band @ PLL "B")

*.1. analog differential output, IF AGC threshold = 200mV

*.2. 2-bit ADC output, $V_{OH_ADC} = 2.7\text{V}$, $C_{LOAD} = 5\text{pF}$

5.2 AC ELECTRICAL CHARACTERISTICS

The values of electrical characteristics are specified for $V_{cc} = 2.85\text{ V}$ to 3.3 V , $T_A = -40 \dots +85^\circ\text{C}$. Typical values are at $V_{cc} = 3.0\text{ V}$, $T_A = +25^\circ\text{C}$, unless otherwise specified.

Parameter	Symbol	Condition	Value			Unit	
			min	typ.	max		
Overall							
Input frequency range	F_{IN}	L1 band	1530	-	1620	MHz	
		L2/L3/L5 band	1150	-	1300		
Reference frequency (TCXO) range	F_{REF}	-	5	10/24.84	30	MHz	
Noise figure	NF_{RF_IN}	Note 3		L1 band	-	3.8	dB
		L2/L3/L5 band		-	3.8	-	
1 dB compression point	$P_{1dB_RF_IN}$	Note 1	-	-28	-	dBm	
		Note 2	-	-40	-		
Total gain	G_{MAX}	-	-	90	-	dB	
Channel Isolation	Ch_{ISO}	-	-	40	-	dB	
Input VSWR	$VSWR_{RF_IN}$	With matching circuit. @50Ohm	L1 band	-	1.5	2	-
			L2/L3/L5 band	-	1.8	2	
RF AGC range	ΔG_{RF}	-	-	14.5	-	dB	
IF AGC range	ΔG_{IF}	-	-	64	-	dB	
Preamp&MIX							
Image rejection	IR	-	-	30	-	dB	
RF (Preamp&Mixer) max gain	G_{MAX_RF}	-	-	26.5	-	dB	
RF (Preamp&Mixer) min gain	G_{MIN_RF}	-	-	12	-	dB	
Preamp gain step	G_{STEP_MIX}	-	-	0.95	-	dB	
LPF&IFA							
Output frequency range	F_{IF}	Tunable, assured/not guaranteed	3	-	31/40	MHz	
LPF 3dB cut-off frequency	F_{cut_LPF}	Tunable, assured/not guaranteed, relative to 5 MHz	15/11	-	31/40	MHz	
IF (LPF&IFA) max gain	G_{MAX_IF}	-	-	63.5	-	dB	
IF (LPF&IFA) min gain	G_{MIN_IF}	-	-	-0.5	-	dB	
Sinusoidal/noise signal peak-to-peak voltage at the differential linear outputs	V_m	Note 4	Preset 1	-	200/470	-	mV
			Preset 2	-	400/980	-	
Output resistance	R_{out}	Analog differential output	-	200	-	Ohm	
Group time delay ripple*	ΔT_{GD}	$F_{IF} = 3 - 9\text{MHz}$, $F_{cut_LPF} = 18\text{ MHz}$	-	<20	-	ns	
		$F_{IF} = 6 - 18\text{MHz}$, $F_{cut_LPF} = 25\text{ MHz}$	-	<15	-		
Gain ripple	G_{IR}	LPF 3dB cut-off frequency excluded	-	1.5	-	dB	
ADC							
Resolution	R_{ADC}	-	-	2	-	bit	
ADC output signal level	V_{OH_ADC}	$I_{LOAD} = 0\text{mA}/2\text{mA}$	Preset 1	-	1.8/1.7	-	V
			Preset 2	-	2.4/2.3	-	
			Preset 3	-	2.7/2.6	-	
			Preset 4	-	$V_{cc}/V_{cc}-0.2$	-	
Synthesizer							
Reference frequency (TCXO)	F_{REF}	-	5	10/24.84	30	MHz	
Reference input level	REF_{IN}	Sine or triangle wave	0.6	1	2	Vp-p	
LO frequency range	F_{LO}	L1 band	1450	-	1650	MHz	
		L2/L3/L5 band	1140	-	1300		
VCO frequency range	F_{VCO}	L1 band	2900	-	3300	MHz	
		L2/L3/L5 band	2280	-	2600		

Parameter	Symbol	Condition	Value			Unit	
			min	typ.	max		
VCO to PFD frequency integer-valued division ratio	N	Multiple of 2	96	-	1024	-	
VCO to CLK frequency integer-valued division ratio	C	Multiple of 4	32	-	124	-	
Reference frequency (TCXO) to PFD frequency integer-valued division ratio	R	-	1	-	15	-	
LO phase noise	PN _{LO}	F _{PFD} = 24.84 MHz, F _{LO} = 1589.76 MHz	@ 100 kHz	-	-90	-	dBc/Hz
			@ 1 MHz	-	-115	-	
		F _{PFD} = 8.28 MHz, F _{LO} = 1233.72 MHz	@ 100 kHz	-	-88	-	
			@ 1 MHz	-	-117	-	
		F _{PFD} = 10 MHz, F _{LO} = 1590 MHz	@ 100 kHz	-	-89	-	
			@ 1 MHz	-	-116	-	
F _{PFD} = 5 MHz, F _{LO} = 1235 MHz	@ 100 kHz	-	-89	-			
	@ 1 MHz	-	-118	-			
LO RMS jitter	J _{RMS}	Integrated BW = 25 MHz	-	3.5	-	ps	
Clock frequency range (tunable)	F _{CLK}	F _{LO} = 1589.76 MHz	25.641	-	99.36	MHz	
		F _{LO} = 1233.72 MHz	19.899	-	77.107		
		F _{LO} = 1590 MHz	25.645	-	99.375		
		F _{LO} = 1235 MHz	19.919	-	77.187		
Peak-to-peak voltage at the differential clock outputs	V _{CLK}	R _{LOAD} = 200/-- Ohm, F _{CLK} < 50 MHz, C _{load} < 10pF	Preset 1	-	230/460	-	mV
			Preset 2	-	340/690	-	
			Preset 3	-	450/920	-	
			Preset 4	-	560/1130	-	
PFD frequency range	F _{COMP}	-	1	10/24.84	30	MHz	

Note:

* Guaranteed by simulation

Note 1: RFAGC = min gain, IFAGC = min gain

Note 2: RFAGC = max gain, IFAGC = min gain

Note 3: RFAGC = max gain, IFAGC gain > 30 dB

 Note 4: RMS value measured. $V_{p-p \text{ sin}} = V_{RMS} * 2\sqrt{2}$; $V_{p-p \text{ noise}} = V_{RMS} * 6.6$

6. TYPICAL CHARACTERISTICS




Figure 6.1: Input VSWR @ L1 band




Figure 6.2: Input VSWR @ L2/L3/L5 band




Figure 6.3: Noise figure @ L1 band




Figure 6.4: Noise figure @ L2/L3/L5 band




Figure 6.5: RF gain vs. code
Condition: IF gain code 4/0 (13 dB)




Figure 6.6: IF gain vs. code
Condition: RF gain code 5 (16 dB)




Figure 6.7: Noise figure vs. IF gain code




Figure 6.8: Noise figure vs. IF gain




Figure 6.9: P_{in} vs. IF gain code
Condition: IM3 = 70 dB




Figure 6.10: Inband noise figure vs. input power
Condition: RF and IF AGC enabled




Figure 6.11: Gain vs. IF gain code




Figure 6.12: P1dB vs. IF gain code




Figure 6.13: 1dB noise figure desensitization vs. jammer frequency




Figure 6.14: P1dB vs. temperature




Figure 6.15: IIP3 vs. temperature




Figure 6.16: Frequency response (normalized, typical).
Condition: LPF cut-off control code 57 (25.5 MHz)




Figure 6.17: Frequency response (normalized).
Condition: LPF cut-off control code 57 (25.5 MHz)




Figure 6.18: Frequency response (normalized)




Figure 6.19: Frequency response (normalized)
Condition: LPF cut-off control code 57 (25.5 MHz)




Figure 6.20: Typical image rejection characteristic




Figure 6.21: Typical LO phase noise




Figure 6.22: LO phase noise
Condition: $F_{LO} = 1590$ MHz; $F_{pfd} = 10$ MHz




Figure 6.23: LO phase noise
Condition: $F_{LO} = 1235$ MHz; $F_{pfd} = 5$ MHz




Figure 6.24: LO phase noise
 Condition: $F_{LO} = 1589.76$ MHz;
 $F_{pfd} = 24.84$ MHz




Figure 6.25: LO phase noise
 Condition: $F_{LO} = 1233.72$ MHz;
 $F_{pfd} = 8.28$ MHz




Figure 6.26: Typical clock output
 Condition: $R_{LOAD} = 200$ Ohm; LVDS output;
 $V_{CLK} = 0.46$ V; $F_{CLK} = 53$ MHz




Figure 6.27: Typical 2-bit ADC output
 Condition: without R_{LOAD} ;
 CMOS output




Figure 6.28: ADC digital output time diagram
 Condition: LVDS CLK output type;
 CLK output amplitude 0.57 V;
 rising edge ADC clock type




Figure 6.29: ADC digital output time diagram
 Condition: LVDS CLK output type;
 CLK output amplitude 0.57 V;
 falling edge ADC clock type




Figure 6.30: ADC digital output time diagram
 Condition: CMOS CLK output type;
 CLK output amplitude ext. (3.0 V);
 rising edge ADC clock type




Figure 6.31: ADC digital output time diagram
 Condition: CMOS CLK output type;
 CLK output amplitude ext. (3.0 V);
 falling edge ADC clock type




Figure 6.32: Typical channel histogram
 (2-bit ADC output)




Figure 6.33: Channel isolation vs. temperature




Figure 6.34: ADC quantization levels
 (sinewave signal example)

6.1 TYPICAL S11 PARAMETERS

$V_{cc} = 3V$ and $T_A = 25^{\circ}C$; the effects of the test fixture have been de-embedded up to the pins of the device.

Channel#1 (RF1)

Please, open attachment of this datasheet to download-> "NT1065_S11_RF1.txt"*

Channel#2 (RF2)

Please, open attachment of this datasheet to download-> "NT1065_S11_RF2.txt"*

Channel#3 (RF3)

Please, open attachment of this datasheet to download-> "NT1065_S11_RF3.txt"*

Channel#4 (RF4)


Please, open attachment of this datasheet to download-> "NT1065_S11_RF4.txt"*

*File may be also uploaded to different RF design environments or any software for viewing Touchstone (SnP) format if renamed to *.s1p


Typical S11 parameters are provided "as they are" and with no warranty of any kind expressed or implied, including warranties of merchantability and fitness for a particular purpose.

To download any of attached files, follow instructions:


Step 1. Open datasheet in Adobe Acrobat and click on "Attachments".



Step 2. The list of files will be available on the left.



Step 3. Right click to download the file.



6.2 IBIS MODEL

IBIS model is generated conforms to the IBIS version 3.2 standard.

Please, open attachment of this datasheet to download-> "ntl065_ibis_v2.3.txt"*

Follow instructions from section 6.1 to download the model.

*File may be also uploaded to different RF design environments or any software for viewing the electrical LUTs if renamed to *.ibs

Typical IBIS model parameters are provided "as they are" and with no warranty of any kind expressed or implied, including warranties of merchantability and fitness for a particular purpose.

7. APPLICATION NOTES

Some tricks or not obvious actions as well as configuration examples are described in this section

7.1 REFERENCE FREQUENCY (TCXO) CONFIGURATION AND START UP PROCEDURE

After power up NT1065 assumes feeding with 10MHz TCXO signal and wakes up in the active mode. PLLs are supposed to be locked after 1 ms and generally chip is ready for operation. During next 15 ms LPF calibration procedure is running in background mode and has no influence on channel filters. After completion a cut-off frequency correction code is applied to all channels automatically and NT1065 has following configuration:

- PLL "A" is set to L1 band and feeds channel#1 and channel#2 with LO = 1590 MHz
- PLL "B" is set to L2/L3/L5 band and feeds channel#3 and channel#4 with LO = 1235 MHz
- Channel#1 down converts low side band (i.e. L1 GPS/Galileo/BeiDou/QZSS)
- Channel#2 down converts high side band (i.e. L1 GLONASS)
- Channel#3 down converts high side band (i.e. L2 GLONASS)
- Channel#4 down converts low side band (i.e. L2 GPS/QZSS)
- All channels are set to analog differential output data interface, RF GC system in manual mode @ max gain, IF GC system in auto mode
- PLL "A" and PLL "B" tuning systems were executed
- LPF auto-calibration system was executed
- 53 MHz CLK of LVDS type is pushed out

IF non 10MHz TCXO is used, some actions should be performed in order to make NT1065 perform properly. Execution sequence is important and described below.

24.84 MHz TCXO:

- set **Reg3 D[1]** to '1'
- perform PLL "A" and PLL "B" (if intended to use) reconfiguration according to section 7.2 to get desired LO frequency
- execute PLL "A" and PLL "B" (if intended to use) auto tuning procedure - **Reg43 D[0]** and **Reg47 D[0]** correspondingly
- execute LPF auto-calibration system - **Reg4 D[0]**.

12 MHz TCXO:

- upload following values to **Reg67** and **Reg68** (thereafter avoid **Reg3 D[1]** changing, which will reset TCXO configuration to predefined state):
Reg67 xC4
Reg68 x07
- perform PLL "A" and PLL "B" (if intended to use) reconfiguration according to section 7.2 to get desired LO frequency
- execute PLL "A" and PLL "B" (if intended to use) auto tuning procedure - **Reg43 D[0]** and **Reg47 D[0]** correspondingly
- execute LPF auto-calibration system - **Reg4 D[0]**.

16.368 MHz TCXO:

- upload following values to **Reg67** and **Reg68** (thereafter avoid **Reg3 D[1]** changing, which will reset TCXO configuration to predefined state):
Reg67 xCD
Reg68 x8A

- perform PLL "A" and PLL "B" (if intended to use) reconfiguration according to section 7.2 to get desired LO frequency
- execute PLL "A" and PLL "B" (if intended to use) auto tuning procedure - **Reg43 D[0]** and **Reg47 D[0]** correspondingly
- execute LPF auto-calibration system - **Reg4 D[0]**.

30.72 MHz TCXO:

- upload following values to **Reg67** and **Reg68** (thereafter avoid **Reg3 D[1]** changing, which will reset TCXO configuration to predefined state):
Reg67 xC5
Reg68 x12
- perform PLL "A" and PLL "B" (if intended to use) reconfiguration according to section 7.2 to get desired LO frequency
- execute PLL "A" and PLL "B" (if intended to use) auto tuning procedure - **Reg43 D[0]** and **Reg47 D[0]** correspondingly
- execute LPF auto-calibration system - **Reg4 D[0]**.

None of the listed above TCXO:

- contact NTLab in order to get **Reg67** and **Reg68** values
- write this configuration to NT1065 registers (thereafter avoid **Reg3 D[1]** changing, which will reset TCXO configuration to predefined state)
- perform PLL "A" and PLL "B" (if intended to use) reconfiguration according to section 7.2 to get desired LO frequency
- execute PLL "A" and PLL "B" (if intended to use) auto tuning procedure - **Reg43 D[0]** and **Reg47 D[0]** correspondingly
- execute LPF auto-calibration system - **Reg4 D[0]**.

From this moment reconfiguration of registers described in subsection 4.4.2 may be performed according to customer's needs.

7.2 PLL "A"/ PLL "B" RECONFIGURATION

In order to reconfigure PLL following procedure is recommended:

- set **Reg41/Reg45 D[1]** to desired frequency band
- using the formula: $F_{LO} = \frac{N * F_{TCXO}}{R}$ choose N and R
- write N value to **Reg42/Reg46 D[7-0]** + **Reg43/Reg47 D[7]**
- write R value to **Reg43/Reg47 D[6-3]**
- execute tuning procedure - **Reg43/Reg47 D[0]**

PLLs need 1 ms to be locked.

7.3 SINGLE LO SOURCE CONFIGURATION

In order to switch to single LO mode following actions are to perform:

- set **Reg3 D[0]** to '0' to feed all mixers from PLL "A"
- turn off PLL "B" by setting **Reg45 D[0]** to '0'
- reconfigure PLL "A" according to desired frequency plan using **Reg41-44** if needed (refer to section 7.2 for guidance).

7.4 RF AGC CONFIGURATION

RF GC system of NT1065 starts in the manual operation mode. You can change RF gain value manually by setting corresponding value with **Reg17 D[7-4]** for Channel#1 / **Reg24 D[7-4]** for Channel#2 / **Reg31 D[7-4]** for Channel#3 / **Reg38 D[7-4]** for Channel#4.

Actual RF power detector status is available at **Reg9 D[5-4]** in both manual and automatic modes. **Reg9 D[5]** indicates the crossing of upper threshold and **Reg9 D[4]** indicates the crossing of lower one. The thresholds are corresponding to the definite level of output power of input stage that's why they depend on RF Gain value. The thresholds' values in Reg description table are shown for max RF Gain settings (**Reg17 D[7-4]** for Channel#1 / **Reg24 D[7-4]** for Channel#2 / **Reg31 D[7-4]** for Channel#3 / **Reg38 D[7-4]** = "1111" for Channel#4). To calculate the actual dBm-value of the threshold please use the equation:

$$TH_{ACT} = TH_{GTmax} + 26.5dB - GT_{SET},$$

where

TH_{ACT} - actual threshold value, dBm;

TH_{GTmax} - threshold value for max RF Gain (shown in reg description table), dBm;

GT_{SET} - actual RF Gain, chosen by settings, dB.




Figure 7.1: RF AGC power detector status operation logic

An upper threshold could be adjusted by **Reg16 D[6-4]** for Channel#1 / **Reg23 D[6-4]** for Channel#2 / **Reg30 D[6-4]** for Channel#3 / **Reg37 D[6-4]** for Channel#4. A lower threshold could be adjusted by **Reg16 D[2-0]** for Channel#1 / **Reg23 D[2-0]** for Channel#2 / **Reg30 D[2-0]** for Channel#3 / **Reg37 D[2-0]** for Channel#4. Power values shown in registers description table are calculated with respect to input signal power. The upper threshold should always be higher than lower. Also it is strongly recommended to set dBm-value of upper threshold at least 3dB higher than lower threshold to guarantee stability of RF AGC loop.

The RF AGC thresholds can be changed in order to improve RF channel linearity by decreasing dBm value of both thresholds (IM3 will increase since each block will operate with weaker input signal) or to improve RF channel noise figure by increasing thresholds' dBm value (noise of channel blocks will be more suppressed by higher gain of input amplifier and SNR of the receiver will be improved).

To enable automatic mode the **Reg15 D[4]** for Channel#1 / **Reg22 D[4]** for Channel#2 / **Reg29 D[4]** for Channel#3 / **Reg36 D[4]** for Channel#4 should be switched to "1". While automatic mode enabled, the RF AGC system will adjust the RF gain to keep its output power between RF AGC thresholds.

The status of RF gain control register is available at **Reg9 D[3-0]**.

7.5 IF AGC THRESHOLD CONFIGURATION

If 400mV (w.r.t. sine wave signal) option is chosen for output peak-to-peak voltage (**Reg15 D[6]** for Channel#1 / **Reg22 D[6]** for Channel#2 / **Reg29 D[6]** for Channel#3 / **Reg36 D[6]** for Channel#4) it is recommended not to solder terminating 200 Ohm resistor and to write appropriate values ("0") to **D[5]** of the same registers. It will result in better linearity performance.

7.6 LPF CALIBRATION

LPF automated calibration procedure is intended to compensate influence of temperature dependence and technological scatter on LPF characteristics. It automatically starts at power up, however it is recommended to manually run it if operation temperature significantly differs from typical or if TCXO frequency was changed. LPF autocalibration system status is available in [Reg4 D\[1\]](#). LPF autocalibration procedure takes about 15ms. In [Reg14 D\[6-0\]](#) for channel#1, [Reg21 D\[6-0\]](#) for channel#2, [Reg28 D\[6-0\]](#) for channel#3 and [Reg35 D\[6-0\]](#) for channel#4 guaranteed range of LPF cut-off frequency is described for typical conditions. On marginal samples autocalibration system will compensate offset either in low-frequency range or in high-frequency range. After autocalibration you will get 3dB attenuation at the selected setting of guaranteed range for any chip in the specified temperature range.

7.7 2-BIT ADC CONFIGURATION

After power up NT1065 is preconfigured to analog differential output data interface. However, there is an option to set up 2-bit ADC outputs in [Reg15 D\[0\]](#) for Channel#1 / [Reg22 D\[0\]](#) for Channel#2 / [Reg29 D\[0\]](#) for Channel#3 / [Reg36 D\[0\]](#) for Channel#4. 2-bit ADCs are able to operate in one of three modes:

- clocked by rising edge;
- clocked by falling edge;
- asynchronous.

These modes can be set up in [Reg19 D\[3-2\]](#) for Channel#1 / [Reg26 D\[3-2\]](#) for Channel#2 / [Reg33 D\[3-2\]](#) for Channel#3 / [Reg40 D\[3-2\]](#) for Channel#4. For ADCs sampling frequency information, please, refer to subsection 7.7. In "asynchronous" mode 2-bit ADCs act as voltage level comparators so no any clocking applied. For example, this mode may be use full if several NT1065s should operate simultaneously pushing out digitized data that can be synchronized with single clock on correlator and processor side.

7.8 CLK FREQUENCY CONFIGURATION

CLK signal is intended for clocking all 2-bit ADCs as well as clocking external correlator engine. It is generated from LO frequency either from PLL "A" or PLL "B" according to the formula: $F_{CLK} = \frac{F_{LO}}{2 * C}$. CLK source and frequency can be customized by procedure:

- choose CLK source by setting appropriate value to [Reg12 D\[5\]](#)
- write *C* value to [Reg11 D\[4-0\]](#)

7.9 CLK OUTPUT TYPE USAGE

Although CMOS output is available for usage it is recommended to select LVDS CLK output. It is related to appearing of interferences at the LNA#_IN pins and then down converting to IF band. These interferences are caused by CLK signal harmonics and allocated frequencies can be calculated as $F_{jam} = N * F_{CLK}$, $N = 1,2,3,4 \dots$

7.10 TEMPERATURE MEASUREMENT PROCEDURE


Two modes of temperature modes are available: single and continuous ([Reg5 D\[1\]](#)). In single mode the measurement is done once upon request to [Reg5 D\[0\]](#) by setting '1' and result will be stored in [Reg7 D\[1-0\]](#) + [Reg8 D\[7-0\]](#) after procedure is finished (auto reset to '0' in [Reg5 D\[0\]](#) indicates this) until next execution. One temperature measurement procedure time is up to 17 ms. To enter in continuous mode set [Reg5 D\[1\]](#) to '1' first then execute with [Reg5 D\[0\]](#). In this case embedded temperature sensor periodically runs the measurement procedure and only the latest

result is stored in **Reg7 D[1-0] + Reg8 D[7-0]**. In order to stop continuous execution **Reg5 D[1]** should be set to '0'.


7.11 OPERATION EXAMPLES

Follow instructions from section 6.1 to download configuration files.

7.11.1 CONFIGURATION SET 1




General settings:	
Reference frequency (TCXO)	10MHz
LO source	PLL «A» for ch#1, ch#2 PLL «B» for ch#3, ch#4
CLK settings:	
CLK frequency source	PLL «A»
CLK frequency, MHz	53
CLK type	LVDS
CLK amplitude, V	Preset 4
Channel settings:	
Ch#1 GNSS	LSB (GPS L1, QZSS L1, Galileo E1, BeiDou B1)
Ch#2 GNSS	USB (GLONASS L1)
Ch#3 GNSS	USB (GLONASS L2)
Ch#4 GNSS	LSB (GPS L2, QZSS L2)
Ch#1 IF passband, MHz	27.1
Ch#2 IF passband, MHz	20
Ch#3 IF passband, MHz	17.3
Ch#4 IF passband, MHz	15.1
Output data interface	2-bit ADC
GC mode	RF manual + IF auto
IF AGC threshold	30 %
ADC output logic-level high	ext. (VCC)
ADC type	Clocked by rising edge
PLL settings:	
F _{LO} PLL «A», MHz	1590
F _{LO} PLL «B», MHz	1235
Configuration file:	
Please, open attachment of this datasheet to download->	"ConfigSet01.txt"*
*configuration file may be also uploaded to NT1065 under GUI v2.0.18 (or later) if renamed to .hex	

7.11.2 CONFIGURATION SET 2



General settings:	
Reference frequency (TCXO)	10MHz
LO source	PLL «A» for ch#1, ch#2 PLL «B» for ch#3, ch#4
CLK settings:	
CLK frequency source	PLL «A»
CLK frequency, MHz	99.375
CLK type	CMOS
CLK amplitude, V	ext.
Channel settings:	
Ch#1 GNSS	LSB (GPS L1, QZSS L1, Galileo E1, BeiDou B1)
Ch#2 GNSS	USB (GLONASS L1)
Ch#3 GNSS	USB (GLONASS L3, Galileo E5b, BeiDou B2b)
Ch#4 GNSS	LSB (GPS L5, GLONASS L5, Galileo E5a, QZSS L5, BeiDou B2a, NavIC L5)
Ch#1 IF passband, MHz	33.1
Ch#2 IF passband, MHz	20
Ch#3 IF passband, MHz	30.2
Ch#4 IF passband, MHz	27.1
Output data interface	2-bit ADC
GC mode	RF manual + IF auto
IF AGC threshold	30 %
ADC output logic-level high	ext. (VCC)
ADC type	Clocked by rising edge
PLL settings:	
F _{LO} PLL «A», MHz	1590
F _{LO} PLL «B», MHz	1190
Configuration file:	
Please, open attachment of this datasheet to download->	"ConfigSet02.txt"*

*configuration file may be also uploaded to NT1065 under GUI v2.0.18 (or later) if renamed to .hex

7.11.3 CONFIGURATION SET 3



General settings:	
Reference frequency (TCXO)	16.368MHz
LO source	PLL «A» for ch#1, ch#2 PLL «B» for ch#3, ch#4
CLK settings:	
CLK frequency source	PLL «A»
CLK frequency, MHz	99.231
CLK type	CMOS
CLK amplitude, V	ext.
Channel settings:	
Ch#1 GNSS	LSB (GPS L1, QZSS L1, Galileo E1, BeiDou B1)
Ch#2 GNSS	USB (GLONASS L1)
Ch#3 GNSS	USB (GLONASS L2)
Ch#4 GNSS	LSB (GPS L2, QZSS L2)
Ch#1 IF passband, MHz	30.8
Ch#2 IF passband, MHz	22.6
Ch#3 IF passband, MHz	17.3
Ch#4 IF passband, MHz	16
Output data interface	2-bit ADC
GC mode	RF manual + IF auto
IF AGC threshold	30 %
ADC output logic-level high	ext. (VCC)
ADC type	Clocked by rising edge
PLL settings:	
F _{LO} PLL «A», MHz	1587.696
F _{LO} PLL «B», MHz	1235.784
Configuration file:	
Please, open attachment of this datasheet to download->	"ConfigSet03.txt"*

*configuration file may be also uploaded to NT1065 under GUI v2.0.18 (or later) if renamed to .hex

7.11.4 CONFIGURATION SET 4



General settings:	
Reference frequency (TCXO)	24.84MHz
LO source	PLL «A» for ch#1, ch#2, ch#3, ch#4
CLK settings:	
CLK frequency source	PLL «A»
CLK frequency,MHz	52.992
CLK type	LVDS
CLK amplitude, V	Preset 3
Channel settings:	
Ch#1 GNSS	LSB (GPS L1, QZSS L1, Galileo E1, BeiDou B1)
Ch#2 GNSS	LSB (GPS L1, QZSS L1, Galileo E1, BeiDou B1)
Ch#3 GNSS	LSB (GPS L1, QZSS L1, Galileo E1, BeiDou B1)
Ch#4 GNSS	LSB (GPS L1, QZSS L1, Galileo E1, BeiDou B1)
Ch#1 IF passband, MHz	25.1
Ch#2 IF passband, MHz	25.1
Ch#3 IF passband, MHz	25.1
Ch#4 IF passband, MHz	25.1
Output data interface	Analog differential
GC mode	RF manual + IF auto
IF AGC threshold	200 mV
ADC output logic-level high	-
ADC type	-
PLL settings:	
F _{LO} PLL «A», MHz	1589.76
F _{LO} PLL «B», MHz	-
Configuration file:	
Please, open attachment of this datasheet to download->	"ConfigSet04.txt"*

*configuration file may be also uploaded to NT1065 under GUI v2.0.18 (or later) if renamed to .hex

7.11.5 CONFIGURATION SET 5



General settings:	
Reference frequency (TCXO)	10MHz
LO source	PLL «A» for ch#1, ch#2 PLL «B» for ch#3, ch#4
CLK settings:	
CLK frequency source	PLL «A»
CLK frequency, MHz	70
CLK type	LVDS
CLK amplitude, V	Preset 3
Channel settings:	
Ch#1 GNSS	LSB (GLONASS L2, BeiDou B3-A)
Ch#2 GNSS	USB (Galileo E6, QZSS LEX, BeiDou B3)
Ch#3 GNSS	USB (Galileo E5b, BeiDou B2b, GLONASS L3)
Ch#4 GNSS	LSB (GPS L5, GLONASS L5, Galileo E5a, QZSS L5, BeiDou B2a, NavIC L5)
Ch#1 IF passband, MHz	22.2
Ch#2 IF passband, MHz	31.2
Ch#3 IF passband, MHz	28
Ch#4 IF passband, MHz	25.1
Output data interface	Analog differential
GC mode	RF manual + IF auto
IF AGC threshold	200 mV
ADC output logic-level high	-
ADC type	-
PLL settings:	
F _{LO} PLL «A», MHz	1260
F _{LO} PLL «B», MHz	1190
Configuration file:	
Please, open attachment of this datasheet to download->	"ConfigSet05.txt"*

*configuration file may be also uploaded to NT1065 under GUI v2.0.18 (or later) if renamed to .hex

7.11.6 CONFIGURATION SET 6



General settings:	
Reference frequency (TCXO)	10MHz
LO source	PLL «A» for ch#1, ch#2 PLL «B» for ch#3, ch#4
CLK settings:	
CLK frequency source	PLL «A»
CLK frequency, MHz	61.154
CLK type	LVDS
CLK amplitude, V	Preset 3
Channel settings:	
Ch#1 GNSS	LSB (GPS L1, QZSS L1, Galileo E1, BeiDou B1)
Ch#2 GNSS	USB (GLONASS L1)
Ch#3 GNSS	USB (GLONASS L2, BeiDou B3-A)
Ch#4 GNSS	LSB (GPS L2, QZSS L2)
Ch#1 IF passband, MHz	30.2
Ch#2 IF passband, MHz	20
Ch#3 IF passband, MHz	20
Ch#4 IF passband, MHz	20
Output data interface	Analog differential
GC mode	RF manual + IF auto
IF AGC threshold	200 mV
ADC output logic-level high	-
ADC type	-
PLL settings:	
F _{LO} PLL «A», MHz	1590
F _{LO} PLL «B», MHz	1235
Configuration file:	
Please, open attachment of this datasheet to download->	"ConfigSet06.txt"*

*configuration file may be also uploaded to NT1065 under GUI v2.0.18 (or later) if renamed to .hex

7.11.7 CONFIGURATION SET 7


General settings:	
Reference frequency (TCXO)	10MHz
LO source	PLL «A» for ch#1, ch#2 PLL «B» for ch#3, ch#4
CLK settings:	
CLK frequency source	PLL «A»
CLK frequency, MHz	97.812
CLK type	CMOS
CLK amplitude, V	ext.
Channel settings:	
Ch#1 GNSS	LSB (OmniSTAR 1539.9, OmniSTAR 1557.8, BeiDou B1-A)
Ch#2 GNSS	USB (GPS L1, Galileo E1, QZSS L1, BeiDou B1-C)
Ch#3 GNSS	USB (GLONASS L3, Galileo E5b, BeiDou B2b)
Ch#4 GNSS	LSB (GPS L5, GLONASS L5, Galileo E5a, QZSS L5, BeiDou B2a, NavIC L5)
Ch#1 IF passband, MHz	35
Ch#2 IF passband, MHz	25.1
Ch#3 IF passband, MHz	30.2
Ch#4 IF passband, MHz	27.1
Output data interface	2-bit ADC output
GC mode	RF manual + IF auto
IF AGC threshold	30%
ADC output logic-level high	ext. (VCC)
ADC type	Clocked by rising edge
PLL settings:	
F _{LO} PLL «A», MHz	1565
F _{LO} PLL «B», MHz	1190
Configuration file:	
Please, open attachment of this datasheet to download->	"ConfigSet07.txt"*

*configuration file may be also uploaded to NT1065 under GUI v2.0.18 (or later) if renamed to .hex

7.11.8 CONFIGURATION SET 8


	Chip#1	Chip#2
General settings:		
Reference frequency (TCXO)	10MHz	10MHz
LO source	PLL «A» for ch#1, ch#2 PLL «B» for ch#3, ch#4	PLL «A» for ch#1, ch#2 PLL «B» for ch#3, ch#4
Channel settings:		
Ch#1 GNSS	LSB (GPS L1, Galileo E1, QZSS L1, BeiDou B1)	LSB (Galileo E6, BeiDou B3, QZSS LEX)
Ch#2 GNSS	USB (GLONASS L1)	Channel disabled
Ch#3 GNSS	USB (GLONASS L2, BeiDou B3-A)	USB (GLONASS L3, Galileo E5b, BeiDou B2b)
Ch#4 GNSS	LSB (GPS L2, QZSS L2)	LSB (GPS L5, GLONASS L5, Galileo E5a, QZSS L5, BeiDou B2a, NavIC L5)
Ch#1 IF passband, MHz	30.8	30.8
Ch#2 IF passband, MHz	20.0	Channel disabled
Ch#3 IF passband, MHz	21.1	30.2
Ch#4 IF passband, MHz	15.1	27.1
Output data interface	2-bit ADC output	2-bit ADC output
GC mode	RF manual + IF auto	RF manual + IF auto
IF AGC threshold	30%	30%
ADC output logic-level high	ext. (VCC)	ext. (VCC)
ADC type	Asynchronous	Asynchronous
PLL settings:		
F _{LO} PLL «A», MHz	1590	1290
F _{LO} PLL «B», MHz	1235	1190
Configuration file:		
Please, open attachment of this datasheet to download->	"ConfigSet08 Chip1.txt"*	"ConfigSet08 Chip2.txt"*

*configuration file may be also uploaded to NT1065 under GUI v2.0.18 (or later) if renamed to .hex

7.12 PCB LAYOUT RECOMMENDATIONS

NT1065 is easy-to-use and easy-to-implement solution where no special layout tricks required. Although common RF related layout techniques and information given below are recommended not to be ignored.

1. Analog power domain separated from digital domain is recommended to be allocated for NT1065
2. EMI-RFI shielding are highly recommended above NT1065 and related stuff
3. Wave impedance should be kept up in accordance to the following:




Figure 7.2: Recommended land pattern QFN88

The red plaid traces on the Figure 7.2 should have 50 Ohm impedance and orange inclined striped traces on the Figure 7.2 should have 200 Ohm impedance (if analog differential output).

7.12.1 ROGERS STACK UP





Figure 7.3: Trace calculation example Rogers

Rogers: Core RO4350B, PrePreg RO4450B
NT1065 electric characteristics described in Sections 5 and 6 were proven on this very stack up.

7.12.2 FR4 STACK UP





Figure 7.4: Trace calculation example FR4

FR4: Core High Tg FR4, PrePreg 7628-45

NT1065 electric characteristics described in Sections 5 and 6 were reevaluated on this very stack up. No essential differences relative to Rogers stack up were observed. Although input VSWR may exceed 2.0 value over specified temperature range and reach up to 2.5 value.

8. PACKAGE INFORMATION




Figure 8.1: Package QFN88-10×10¹

Table 8.1: Package QFN88-10×10 dimensions¹

Unit	A	A1	A3	b	D	D2	E	E2	e	L
min, mm	0.80	0.00	0.20	0.15	9.90	8.05	9.90	8.05	0.4	0.30
typ., mm	0.85	0.02		0.20	10.00	8.20	10.00	8.20		0.40
max, mm	0.90	0.05		0.25	10.10	8.35	10.10	8.35		0.50

¹ Package drawing and dimensions are for reference only. Actual values are compliant to JEDEC standard outlines MO-220.




Figure 8.2: Matrix tray 8×12 for QFN88-10×10²

² All dimensions are in mm. Tray drawing and dimensions are for reference only. Actual values are compliant to JEDEC standard outlines CO-034.

9. ORDERING INFORMATION

For further information about this product, development roadmap, availability and licensing terms, please e-mail to sales@ntlab.com with ordering code "NT1065".

10. REVISION HISTORY

From version 2.18:

- Subsection 6.1 “*Typical S11 parameters*”: instructions on downloading attached files were added.

From version 2.17:

- Subsection 5.1 “*DC electrical characteristics*”: parameter IFA output DC level offset was added.

From version 2.16:

- Subsection 5.2 “*AC electrical characteristics*”: conditions for parameter “Input VSWR” were updated.
- Subsection 7.4 “*RF AGC configuration*”: Figure 7.1 updated.

From version 2.15:

- Subsection 6.2 “*IBIS model*” was updated. Please, open attachment of this datasheet to download updated file “nt1065_ibis_v2.3.txt”.

From version 2.14:

- Subsection 7.1 “*Reference frequency (TCXO) configuration and start up procedure*” was updated

From version 2.13:

- Configuration files “ConfigSet02.txt”, “ConfigSet05.txt”, “ConfigSet07.txt” and “ConfigSet08 Chip2.txt” updated. Please, open attachment of this datasheet to download updated files.

From version 2.12:

- Subsections 7.1 and 7.2 updated
- Subsection 7.6 “*LPF calibration*” was added

From version 2.11:

- Subsection “*Absolute maximum ratings*” updated

From version 2.10:

- Subsection 4.4.2.2 “*General settings and status*” updated:
 - Minimal and maximal values of parameter “RF gain value” were changed from 11dB and 25.5dB to 12dB and 26.5dB according to electrical characteristics
 - Maximal value of parameter “IFA gain value” was changed from 63.0dB to 63.5dB
- Subsection 4.4.2.4 “*Channel settings*” updated:
 - Minimal and maximal values of parameter “RF gain” were changed from 11dB and 25.5dB to 12dB and 26.5dB according to electrical characteristics
 - Maximal value of parameter “IFA gain” was changed from 63.0dB to 63.5dB
- Section 6 “*TYPICAL CHARACTERISTICS*” updated:
 - Figures 6.5 and 6.6 were changed

From version 2.09:

- Section 6 "TYPICAL CHARACTERISTICS" updated:
 - Figures 6.18 was changed
- Section 8 "PACKAGE INFORMATION" updated:
 - Figure 8.2 "Matrix tray 8×12 for QFN88-10×10" was added

From version 2.08:

- Section 5 "OPERATING CHARACTERISTICS" updated:
 - Values of VCO to CLK frequency integer-valued division ratio were corrected

From version 2.07:

- Section 6 "TYPICAL CHARACTERISTICS" updated:
 - Figures 6.18 was changed
- Subsection 7.1 "*Reference frequency (TCXO) configuration and start up procedure*" was updated
- Subsection 7.10.3 "*Configuration set 3*" was updated
- Extension of all available for download files was changed to "txt". Please, after downloading, change extension according to given instructions.

From version 2.06:

- All files for upload were moved to the attachment of this datasheet to download
- Section 6 "TYPICAL CHARACTERISTICS" updated:
 - Condition of figures 6.16 and 6.17 was added
 - Condition of figure 6.19 was changed
 - Figures 6.16, 6.18, 6.19 were changed
 - Figures 6.33 was improved
- Subsection 6.1 "*Typical S11 parameters*" updated:
 - Footnote was added
- Subsection 6.2 "*IBIS model*" was added

From version 2.05:

- Subsection 4.1 "*Structure*" renamed to "*Block diagram*"
- Subsection 6.1 "*Typical S11 parameters*" was added
- Subsection 7.1 "*Reference frequency (TCXO) configuration and start up procedure*" was updated
- Subsection "*CLK frequency configuration*" was shifted to subsection 7.7
- Subsection 7.6 "*2-bit ADC Configuration*" was added
- Subsection "*CLK output type usage*" was shifted to subsection 7.8
- Subsection "*Temperature measurement procedure*" was shifted to subsection 7.9
- Subsection "*Operation examples*" was shifted to subsection 7.10
- Subsection "*PCB layout recommendations*" was shifted to subsection 7.11
- Subsection 7.10 "*Operation examples*" updated
 - All Configuration set figures were updated
 - Subsection 7.10.8 "*Configuration set 8*" was added
- Section "*REVISION HISTORY*" was shifted to subsection 10
- Section 9 "*ORDERING INFORMATION*" was added

From version 2.04:

- Subsection 4.1 "*Structure*". Figure 4.1 updated

- Subsection 4.3 "Application schematic". Table 4.2 updated:
 - Nominal values of C1, C8, C9, C27 components were changed from 1.5pF to 1.2pF
- Subsection 7.9.4 "*Configuration set 4*" updated

From version 2.03:

- Subsection 4.3 "*Application schematic*". Table 4.1 updated:
 - Description of C1, C8, C9, C27, L1, L2, L3, L5, R2, R3, R4, R5 was clarified

From version 2.02:

- omniSTAR differential data support was successfully evaluated:
 - Subsection 5.2 updated: input frequency range for L1 band was enlarged to 1530...1620 MHz
 - Subsection 7.9 updated: new configuration set 7 example was added
- Subsection 7.4 "*RF AGC configuration*" updated:
 - Registers reference of RF gain control was updated
- Subsection 7.8 "*Temperature measurement procedure*" updated:
 - Temperature measurement procedure execution time was added
- Subsection 7.10 "*PCB layout recommendation*" updated:
 - FR4 stack up was added
 - Rogers stack up was updated

From version 2.01:

- Subsection 4.2 "*Pins description*" updated:
 - Description of pin 80 was corrected from 1st channel down converter ground to 1st channel RF ground
- Subsection 4.4.5 "Timing diagram". Table 4.3 updated:
 - Max value of parameter "SCLK frequency" was changed from 50 MHz to 40 MHz
- Section 5 "*OPERATING CHARACTERISTICS*" updated:
 - "Absolute maximum ratings" was added
- Subsection 5.2 "*AC electrical characteristics*" updated:
 - Value of parameter "Noise figure" for L1, L2, L3 and L5 band was changed from 4.5 dB to 3.8 dB
- Section 8 "*PACKAGE INFORMATION*" updated:
 - Note "Package drawing and dimensions are for reference only. Actual values are compliant to JEDEC standard outlines MO-220." was added

From version 2.0:

- Subsection 4.2 "*Pins description*" updated:
 - Description of pin 54 was corrected from "CLK" LDO output voltage 2.7V to "CLK" LDO output voltage 1.7V...VCC (Reg12<D4-D0> dependent)
- Subsection 5.2 "*AC electrical characteristics*":
 - Condition for LPF 3dB cut-off frequency "Relative to 5 MHz" was added
- Subsection 6 "*TYPICAL CHARACTERISTICS*":
 - Figure 6.33 ADC quantization levels was added
- Section 7 "*APPLICATION NOTES*":
 - The description of start up behavior after power up in Subsection 7.1 was updated

- Subsection 7.9 "Configuration examples" was replaced with "Operation examples", content was updated

Updates and modifications from NT1065.1 (refer to Reg0 and Reg1 for chip number and version):

- Power up hysteresis was increased from 27us(min)/330us(max) to 65us/790us
- RF AGC system was corrected and improved:
 - Now it is also stable to multi-tone input interferences
 - RF AGC system starts in manual mode on power up but can be reconfigured to auto mode (refer to Reg15<D3>)
 - Operating threshold options are now given w.r.t. input power (Reg16<D6-D4, D2-D0>, Reg23<D6-D4, D2-D0>, Reg30<D6-D4, D2-D0>, Reg37<D6-D4, D2-D0>)
 - Indicators are excluded from default settings but still can be set if needed (Reg6<D1>)
 - Subsection 7.4 "*RF AGC configuration*" was updated and contains RF AGC system guidelines
- Single LO source configuration was simplified. Refer to subsection 7.3 for guidelines
- Section 2 "*Features*" updated
- Subsection 5.1 "*DC electrical characteristics*" updated:
 - Parameters "Die temperature measurement range" and "Die temperature measurement accuracy" were added
 - Max value of parameter "Supply voltage" was changed from 3.6 V to 3.3 V
- Subsection 5.2 "*AC electrical characteristics*" updated:
 - Max value of parameters "Output frequency range" and "LPF 3dB cut-off frequency" were changed from 25 MHz to 31 MHz
- Power up default settings were changed:
 - Reg1<D2-D0>="010", Reg15<D4>="0", Reg18<D4-D0>="01010", Reg19<D3-D2>="10", Reg22<D4>="0", Reg25<D4-D0>="01010", Reg29<D4>="0", Reg32<D4-D0>="01010", Reg33<D3-D2>="10", Reg36<D4>="0", Reg39<D4-D0>="01010", Reg40<D3-D2>="10"
- Section 7 "*Application notes*" were updated accordingly to actual chip behavior
- Subsection 4.4.6.2 updated:
 - Value Reg2<D1:D0> was changed
 - Formula for on-die temperature calculation was corrected. Refer to Reg7<D1-D0>+Reg8<D7-D0> for new data
- Subsection 4.4.6.4 updated:
 - LFP 3 dB cut-off frequency was corrected to widen the bandwidth. Refer to Reg14/Reg21/Reg28/Reg35<D6-D0> for new data
- Subsection 4.4.6.5 updated:
 - Description of VCO input voltage indication was clarified. Refer to Reg44/Reg48<D2-D1>
- Minor changes in "*AC/DC electrical characteristics*"
- Minor changes in registers description.
- Subsection 7.9 "*Configuration examples*" updated